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ABSTRACT
The National Aeronautics and Space Administration (NASA), in addition to
an increasing number of privately funded ventures, has demonstrated growing
interest in more electric aircraft (MEA) - flight vehicles where propulsion is
partially or totally supplied by electric motors. While hybrid or turbo-electric
MEA concepts would still rely on a jet engine power plant to provide electrical
power to these electric motors, NASA studies indicate these concepts can
result in cleaner, quieter, and more fuel-efficient flight compared to current
best-in-class passenger jet aircraft.
To achieve this new paradigm in flight, major engineering challenges must
be overcome to improve the thermal management, efficiency and power den-
sity of the propulsion electronics as well as ensure the high reliability nec-
essary for aviation. This thesis focuses on these challenges in the scope of
one block of this electrical system: a high-performance dc-ac converter de-
signed to drive the type of electric machine engineered for electric flight from
a high-voltage dc bus that would be present on some MEA concepts. The
flying capacitor multilevel topology is demonstrated as an enabling technol-
ogy for simultaneously achieving high-efficiency and high power-density, with
specific consideration given to packaging and implementation. Reliability of
the converter is addressed through discussion of on-line health management
through the use of a real-time hardware-in-the-loop (HIL) observer.
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CHAPTER 1
INTRODUCTION
Space travel has recently recaptured the imaginations of mankind, spurring
both entrepreneurs and enthusiasts to explore possible voyages to the moon,
Mars and exoplanets and establish mankind as an interstellar species. Yet
it is important to reflect that Earth itself indeed already fosters a vibrant
environment where humans can thrive – and both domestic and interna-
tional travel, which is to say planetary travel, alone still provide a wealth
of challenges and opportunities. While air transportation has been estab-
lished as central to quality of life and economic progress, with long distances
easily bridged by increasingly shorter and more available flight segments [1],
man-made climate change burning fossil fuels to provide this convenience
threatens the environment, economy and life itself. With aircraft responsible
for approximately 2.5% of the total anthropogenic carbon dioxide emission
in 2005 [2], and air traffic expected to increase by about 4.2% - 4.5% each
year [1], sustainable air transport is becoming increasingly vital.
While jet engines today are about 20% more efficient than they were a
decade ago, each kilogram of jet fuel burned still releases 3.16 kg of carbon
dioxide into the atmosphere [3]. Recognizing the need to promote the devel-
opment of revolutionary and disruptive aircraft concepts for higher efficiency,
the National Aeronautics and Space Administration (NASA) established the
Advanced Air Transport Technology (AATT) Project. Concepts explored
through AATT have ambitious goals: 60% reduced fuel consumption in high
technology readiness level (TRL) designs compared to best-in-class jet air-
craft benchmarks. Additionally, this project seeks to address other environ-
mental issues with air travel, including reducing the emissions of nitrogen
oxides (which damage the ozone layer) by 80%, and developing quieter air-
craft to reduce noise pollution by 52 dB [4]. Through this project, NASA also
recognized that many advanced concepts would be facilitated by electrifying
parts or all of the propulsion system, and then quantified the efficiency and
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power density requirements necessary for such electrical hardware to break
even or surpass the performance of best-in-class jet aircraft [5]. This shift to-
wards electrified propulsion in aircraft, and the challenges and opportunities
involved, motivate the discussion that follows.
1.1 Background on More Electric Aircraft
The term “more electric aircraft” (MEA) is appealing because it can be used
to proclaim the desire to have more numerous (or at least extant) fleets of
electric-powered aircraft, while also describing a specific type of electric air-
craft. Though the former meaning captures the vision of the future of the
aviation industry, the latter is a more technical classification that is relevant
to understanding the following background and broader motivation of this
work. While the definition of MEA includes aircraft that replace any tradi-
tionally mechanical, pneumatic, hydraulic or fuel-driven subsystems (such as
pumps or actuators) with electrical counterparts to provide piecemeal effi-
ciency and reliability gains, here “more electric” will specifically refer to the
use of partial or entirely electric propulsion [6]; jet engines used for propul-
sion are replaced or supplemented by high-specific-power electric machines
that spin the fans or propellers.
While the electric energy for these machines can be provided by batteries
or fuel cells [7, 8], a hybrid or turboelectric design [6] has a shorter path
to commercial implementation; hydrocarbon fuel has a much higher energy
density compared to flight-ready battery or fuel cell technology, while turbo-
electric generation is already applied in current aircraft for auxiliary power.
Hybrid automobiles similarly preceded the current ramp-up of all-electric au-
tomobile production, likewise featuring some of the same variety in hybrid
architectures as aircraft – as portrayed in Fig. 1.1 from [9]. The three hy-
brid topologies are similar to those found in cars and municipal buses. For
instance, many hybrid vehicles produced by Honda are parallel hybrids to
ensure the same performance provided by an internal combustion is avail-
able for acceleration [10]. Additionally, the Silver Line bus routes of the
Massachusetts Bay Transit Authority, which has a large electrified catenary
network, provides an example of series hybrid vehicles [11]; the catenary net-
work can efficiently power the electric drivetrain for most of the route, while
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an internal engine supplies the power necessary to extend the range of the
bus route to connect locations just outside of the city, such as the airport.
The popular Toyota Prius is actually a series/parallel hybrid [12], with a
more complex system to provide greater versatility as well as recover energy
through regenerative braking.
Figure 1.1: Overview of MEA propulsion architectures by NASA in [9].
In addition to the propulsive performance advantage of parallel hybrids,
they also offer redundancy between traditional and electric propulsion – mak-
ing them an appealing choice for three vehicle concepts under development
by Boeing (SUGAR Volt), Rolls-Royce and United Technologies Research
Center [13]. Though the series/parallel architecture is not featured in MEA
research (which does not benefit from regenerative braking), the related par-
tial turboelectric topology is the selected architecture for the STARC-ABL
(single-aisle turboelectric aircraft with an aft boundary-layer propulsor) con-
cept. This approach allows the use of existing jet engines to provide thrust,
as well as supply the bus for the supplementary electric thruster. The NASA
N3-X x-plane concept, shown in Fig. 1.2, is a fully turboelectric concept; it is
similar to the series hybrid in that a turbogenerator consumes fuel to provide
power for the electric engines, but there is no battery for additional energy
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storage. This stunning concept blends the wings and the fuselage to create a
streamlined vehicle that leverages many of the benefits from electric propul-
sion, described below. The electrical system that couples the turbogenerator
and the propulsors provides and additional degree of design freedom in that
the speeds of the two can be decoupled – the turbogenerator and the propul-
sors can be designed to be independently optimal for the respective uses
in generation and propulsion [5]. In the context of this work, the link be-
tween the generator and the propulsor is embodied by a dc-link, with an
ac/dc conversion at the generator and a dc/ac conversion at the motor drive,
or inverter. It should be noted that the N3-X concept also leverages cryo-
genic electric machines, distribution and possibly power electronics hardware
architecture; while the research discussed here is at ambient temperature, re-
cent work has demonstrated the same designs can be applicable at cryogenic
temperatures [14].
Figure 1.2: The NASA N3-X blended-wing turboelectric concept presented
by NASA in [15]. The turboelectric engines in the aft nacelle provide
distributed propulsion and boundary layer ingestion (right).
1.1.1 X-Plane Concepts
As mentioned, electric motors will be an enabling technology for several tech-
nologies set to improve aircraft performance. While this development lies in
the domain of mechanical and aerospace engineering and is generally outside
of the scope of this work, a brief overview of some of the x-plane, or experi-
mental aircraft, concepts will paint a broader picture of the complexity and
interconnected nature of the components of MEA and enrich the motivation
for the work discussed below. These concepts are best discussed in the refer-
ence frame of the aircraft, where the aircraft is stationary and the air flows
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across the surface – as would be the case in a wind tunnel. This way, losses
arising from less aerodynamic aspects of the aircraft can be interpreted in
terms of the change in this airflow: a net change in the air speed (i.e, a change
from the freestream velocity, as it is called) – or more precisely momentum
– from the front of the aircraft is correlated with loss.
One x-plane concept is boundary layer ingestion, or BLI. This refers to the
boundary layer of airflow across the aircraft; in the reference frame described
above, the layer of air that comes in contact with the stationary surface of the
vehicle is slowed down – even along aerodynamic surfaces – and corresponds
to loss, as discussed. However, BLI can be used to re-energize this layer
of air and reduce the net momentum change in airflow. By designing an
aft propulsor (such as turbofan) nested in the aircraft fuselage (rather than
hanging away from the surface), the inlet to this propulsor would largely form
the slowed down boundary layer. Given that a turbofan generates thrust by
accelerating air from the inlet to the outlet, Fig. 1.3 from [16] shows how
the slowed boundary layer air can be brought back to freestream velocity –
reducing the net air momentum differential after the aircraft passes. This
can correspondingly lead to less mixing in the aircraft wake to lessen the
sound of the passing aircraft [17]. The NASA N3-X aircraft concept features
numerous aft BLI thrusters, and also leverages another disruptive concept -
distributed propulsion.
Figure 1.3: Illustration by Hall et al. in [16] showing that after an aircraft
(left, white shapes) with engines mounted traditionally passes, the net
airflow is disturbed (top); whereas one with leveraging BLI can supply
thrust without further accelerating the air beyond the freestream velocity
while also re-energizing the wake (bottom).
In the context of MEA, turboelectric distributed propulsion (TeDP), as the
name implies, involves several, often smaller, propulsors integrated along the
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wings or fuselage that replace or supplement the large jet engines that tradi-
tionally hang below the wings. With TeDP, which is shown in Fig. 1.2, the use
of smaller, more numerous electric engines means the propulsors and associ-
ated cowling and nacelle surfaces will contribute less drag. Decreased drag
also means quieter aircraft, while many potentially slower spinning propellers
or fan blades can also decrease overall aircraft noise [18]. Furthermore, dif-
ferential thrust can be applied across the various engines to enhance aircraft
control, while specific thrust profiles might be tailored for optimal efficiency
during specific mission segments (i.e., taxi, liftoff, cruise and landing) or to
reduce noise. Additionally, in some designs with propulsors located in front
of the wings, such as in SPECTER [18], the resultant airflow is blown across
the wings and can further reduce air that would have normally slowed flowing
across the wing. While power distribution for electric aircraft is nontrivial,
it is less complicated and likely more compact than the pumps, coolant and
fluid lines that would be necessary to implement the same design with jet
engines.
1.1.2 Power Dense Motors
While electric automobiles have been fueling a recent drive towards new ef-
ficient, power dense motor design, the requirements on viable machines for
electric flight are an order of magnitude larger than the current state-of-the-
art for cars [19]. Although some commercially available motors intended for
electric flight reportedly achieve power densities above 5 kW/kg [19, 20, 21],
they do not meet the peak power requirements for the target application of
single-isle passenger aircraft. Therefore, NASA has stimulated research in
this area [22], with two major non-superconducting concepts under inves-
tigation at Ohio State University and the University of Illinois at Urbana-
Champaign. The former is an oil-cooled induction machine using a novel
lamination and assembly technique, targeting a 2.7 MW power rating at 96%
efficiency and a 13 kW/kg specific power [13]. The latter is an air-cooled,
permanent magnet machine with 1 MW rated power at the same efficiency
at 15 kW/kg specific power [23] – and is the target load to be driven by the
hardware under development in this thesis.
In order to improve power density, these motors are typically designed to
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operate at high speed, with a high electrical frequency and low iron content.
The specifics of the design choices, construction techniques and testing pro-
cedure of the Illinois motor can be found in [24, 19, 23, 25]. This motor
is indeed intended to operate at 15 kRPM – corresponding to an electri-
cal frequency of 2.5 kHz [23] due to the high pole count. This has several
implications on the drive topology chosen. First, the drive has to operate
at a voltage high enough to support motor control at high speeds and high
back-EMF: in this case, approximately 350 VRMS or a dc bus of 1000 V [26].
Second, the drive has to operate at a high enough frequency to provide the
fundamental current required at high speed. Finally, as the motor has less
intrinsic filtering due to the reduced core material and correspondingly lower
inductance, the drive must supply a low distortion current waveform to the
motor. The harmonics provided by traditional pulse-width modulated con-
verters thus must either be filtered or otherwise reduced as they will lead to
additional losses in the motor core and windings due to elevated circulating
currents.
1.2 Prior Work on Power-Dense Converters
For the same reasons as the motor, the power electronics that drive the motor
must also achieve simultaneously high efficiency and power density. Not only
does increased efficiency reduce the cooling demands placed on the converter,
it improves overall powertrain efficiency (from electric bus to motor thrust
output), which is a fundamental metric for the feasibility of electric flight ac-
cording to [5]. This study examined the improvements in flight efficiency that
could be gained through x-plane concepts and – recognizing that any ineffi-
ciency of the electrical system would increase the total fuel burn – considered
what electrical efficiencies must be met for the aircraft fuel consumption to
break even, comparable to extant vehicles. These trade-offs informed the
performance targets for the motors in the previous section, as well as set the
goals for the power electronics hardware that spins the motors, which are
listed in Table 1.1.
For ac/dc operation, switching a two-level converter at the fundamental
frequency is a simple option for generating the ac current to spin the mo-
tor. However, the output filters required to reduce the large harmonics of
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Table 1.1: Extreme Performance Inverter Requirements from [26]
Specific Power (kW/kg) Specific Power (HP/lb) Efficiency
Minimum 12 7.3 98
Target 19 11.6 99
Stretch 25 15.2 99.5
the high power square wave would tend to be bulky, lossy or both. Instead,
pulse width modulation (PWM) is typically used to decouple the funda-
mental output frequency from the switching frequency; using a much higher
switching frequency means the filter can be made much smaller. However,
this is at the cost of increased switching losses – which are proportional to
the switching frequency, and can be quite significant when turning off and on
at high power. Additionally, the high di/dt and dv/dt in the converter would
generate very high electromagnetic interference (EMI) and, in the context of
motor drive, could pose reliability risks – especially when considering winding
insulation stress and partial discharge [23]. On the other hand, multilevel
inverters can in general provide significantly reduced harmonic content in
the converter output voltage and current waveforms; these converters step
through discrete voltage levels during modulation, with output waveforms
that more closely approximate a sinusoid even without filtering. Several
topologies and modulation strategies exist to provide a range of properties
to optimize over, including switching frequency, complexity, number of de-
vices, reliability, passive energy storage requirements, and effective output
frequency [27, 28, 29, 30].
In particular, [30] recognized that the simplest, most reliable approach is
to use a variant of the 2-level converter. However, if system efficiency and
weight – products of both the inverter and EMI filter performance – are
the target metrics, a 3-level topology is necessary [31]. Indeed, consider-
ing the survey of published high performance power converters in Fig. 1.4
[32, 33, 34, 35, 36, 37, 38, 39, 30], the highest performance architectures use
3-level topologies. To ensure topology and circuit optimization was the key
factor in determining converter performance, the survey only included air-
cooled converters; while other published works have shown power densities
exceeding 15 kW/kg are possible at high efficiencies [40, 41, 42, 43, 44], they
use higher-performance liquid cooling and these power density gains are likely
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Figure 1.4: A survey of high efficiency and high power density converters
(A: [32], B: [33], C: [34], D: [35], E: [36], F: [37], G: [38], H: [39], I: [30])
referenced to the requirements from Table 1.1.
due to this enhanced cooling approach (which could likely be adapted to the
air-cooled designs for a similar performance boost). Nonetheless, the high-
est performing designs in both the air-cooled and the liquid cooled studies
notably leveraged wide-bandgap (WBG) devices (gallium nitride or silicon
carbide) to enhance the performance. Though these devices have typically
been used for applications requiring high blocking voltages, it is generally
understood that lower voltage devices generally have higher performance
(lower dynamic losses and on resistances), and indeed many lower voltage
WBG devices exhibit excellent performance metrics compared to their sil-
icon equivalents. Therefore, a multilevel topology that can simultaneously
provide high blocking voltage while allowing the use of lower voltage devices
would leverage both the benefits described above as well as reduced transistor
losses.
1.3 The Flying Capacitor Multilevel Converter
Compared to other multilevel topologies [29], the flying capacitor multilevel
topology (FCML) is an appealing choice for power dense and high efficiency
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conversion [45, 46, 47]. In addition to the benefits of a multilevel topol-
ogy, when this converter is driven under phase-shift PWM (PSPWM) it also
exhibits a frequency multiplying effect that can further simplify filtering re-
quirements (as shown in Appendix A, where the waveforms of a full switching
period for a 9-level inverter are illustrated). In this case, the effective switch-
ing frequency at the output is the switching frequency, fsw, of the device
multiplied by one minus the level count, N: fsw × (N − 1). Compared to the
two-level converter with a dc bus voltage Vdc, this has the effect of reducing
the output voltage ripple to Vdc
(N−1) , and correspondingly reducing the output
filter size by a factor of (N − 1)2 [45]. For a 9-level converter operating at a
1000 V dc bus, (N−1) = 8, so the voltage rating of the transistors only needs
to be at least 125 V – much lower than the full bus voltage, allowing the use
of lower voltage, higher performance devices. Additionally, if these devices
each switched at 100 kHz, the output frequency of the converter would be
effectively 800 kHz. This is advantageous as the output filters are considered
part of the overall power density optimization in this application and, as
discussed, typically represent a significant portion of system weight due to
the inductor sizing.
 
�−VDC
Load
�−VDC  
Phase B
Phase A
Figure 1.5: Schematic of a dual-interleaved, 9-level FCML inverter.
The schematic of a dual-interleaved, 9-level converter in [48] is shown in
Fig. 1.5. Here, it is apparent that a majority of the power is processed through
many capacitors versus the single output inductors. However, ceramic capac-
itors can achieve higher energy densities than inductors [49, 50], and indeed
when a high energy density, low loss capacitor technology is used the FCML
can demonstrate extreme performance – simultaneously high efficiency and
specific power at power levels in the kilowatt range [46, 51, 47, 52, 53, 54].
Therefore, a Monte Carlo analysis was performed in [48] to determine the
best implementation of the FCML for an inverter that could reach the goals
in Table 1.1. The result of this work was a physical implementation of half of
the converter in Fig. 1.5. Like the previous demonstrations, this design also
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took advantage of the reduced transistor voltage requirement derived from
the series device connections to leverage high figure-of-merit, low voltage,
gallium nitride transistors. These devices allowed for higher transistor fre-
quencies, further reducing the required flying capacitance [29] and filter size.
Additionally, this work sought to enhance thermal management by using a
vertical layout (opposed to the lateral layout of previous works), thereby
allowing for dual sided cooling.
While the optimization approach and design intuition of [48] indeed showed
progress towards meeting the goals of Table 1.1, the results from experimental
testing demonstrated the challenges still facing this design – and motivated
the remaining chapters of this work. First, Chapter 2 underscores that the use
of chip-scale, GaN transistors – while instrumental in reducing converter area
and boosting switching speeds – requires thoughtful 3D routing to realize the
full benefits of the technology. Then, Chapter 3 underscores that, in addition
to optimal electrical design, particular thermal and mechanical issues must be
considered to effectively extract the heat generated in the converter. Finally,
efforts taken to address reliability concerns with FCML motivate the work on
fault detection and the real-time platform for robust controller development
in Chapter 4. This thesis then concludes in Chapter 5 with a discussion of
what was accomplished, and what work is necessary to scale this concept to
the power, efficiency and reliability levels necessary for electric flight.
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CHAPTER 2
LOW INDUCTANCE
LAYOUT AND DESIGN
Wide-bandgap (WBG) transistors hold the potential for higher performance
attributed to the joint realization of generally faster switching capability
and low conduction losses [55]. Recent work [56, 47] has yielded hardware
that can simultaneously achieve both high efficiency and high power den-
sity – in part by leveraging these devices, as well as power dense topolo-
gies such as flying capacitor multilevel (FCML) converters or other hybrid
switched-capacitor converters [50]; the FCML topology is advantageous from
a power density perspective as it primarily uses capacitors for power process-
ing [57, 58], while the high frequency capability of the WBG devices further
reduces the required size of the flying capacitors and filtering inductors [29].
These advances represent particularly meaningful progress towards meeting
the requirements of future electric vehicles and aircraft [5], where both con-
verter mass and efficiency influence the maximum possible distance between
charging or refueling stops. However, the increased slew rates of these con-
verters dictate tougher requirements on circuit layout and conductor routing
to utilize the full potential of the WBG device; even small parasitics from
traces in the printed circuit board (PCB) or other substrate will place limits
on the switching speed – due to the series inductance either reducing the
slew rate or ringing with the output capacitance of the WBG devices.
Thus, the motivation to reduce circuit parasitics is threefold: a faster
slew rate will decrease overlap losses, reduced overshoot will lessen device
stress, and damped ringing will mitigate electro-magnetic interference (EMI).
Fig. 2.1 illustrates these parasitics, as found in the commutation loop of the
half-bridge formed between complementary switching cells of a 9-level FCML
inverter [29, 48]. The capacitance Coss is intrinsic to the WBG device and
Lpar is the commutation loop inductance, comprising any package induc-
tances as well as the trace inductance of the PCB interconnects. With re-
spect to chip-scale WBG devices, prior work has demonstrated improvements
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Figure 2.1: Commutation loop parasitics of complementary switching cells,
as seen in a 9-level, interleaved FCML inverter.
in single-sided (lateral), half-bridge layouts [59, 60, 61, 46]. In the FCML de-
signs, for instance, reduced parasitic inductance was achieved by adding local
bypass capacitors on the same PCB side as the complementary transistors
but electrically in parallel with the bulk flying capacitance. While the low
voltage GaN devices in these designs have small, low inductance packages
that allow for tight circuit layout, they are located adjacent to physically
larger, high-voltage flying capacitance that may necessitate the use of verti-
cal (dual-sided) converter configurations to provide greater voltage standoff
– especially at altitude in aerospace applications [48].
Therefore, Section 2.2 reviews the factors that contribute to loop parasitics
typically arising in vertical configurations and discusses how variations in
the specific integrated switching cell (ISC) designs can mitigate these effects.
Then, Section 2.3 explains how finite element simulation can be used to study
these configurations, while Sections 2.4 and 2.5 present experimental results
that demonstrate a reduced parasitic inductance in hardware prototypes.
13
2.1 The Impact of Commutation Loop Parasitics
–+
t=0
t
VDS,S
0
5B
(a) Switch configuration with current transistor S5B on (red shows current con-
ducting) and S5A off (with the respective Coss charged to the blocked voltage).
– +
t=0
t
VDS,S
0
5B
(b) Switch configuration with current transistor S5A on (red shows current con-
ducting) and S5B turning off (with the respective Coss charging to the blocked
voltage and ringing with the series Lpar,).
Figure 2.2: Schematic illustration, and plot of VDS during commutation
between two switch states in the 9-level converter under PSPWM.
To illustrate the effects of commutation loop parasitics, a single period of
the interleaved switch actions of the 9-level FCML converter under PSPWM
is illustrated in Fig. 2.2 (refer to Fig. A.2(i) and A.2(j) in the appendix for the
context of this transition). Note that both in the schematic of Fig. 2.1 and
those that follow, the A and B transistors are driven with complementary
signals: when any FET A is off, the corresponding FET B is on, and vice
versa. Thus, when FET B is conducting the output current in Fig. 2.2(a),
FET B is off with the Coss of the FET charged to the blocking voltage
( Vin
N−1). Then, when FET A turns on and FET B turns off in Fig. 2.2(b),
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the Coss of FET B must similarly charge to the blocking voltage (
Vin
N−1). This
happens when the charge on the Coss of FET A flows through the parasitic
inductance of the PCB to FET B. With the flying capacitance much larger
than Coss (C4 >> Coss and C5 >> Coss), it is evident that ringing will occur
at approximately 2pi
√
LparCoss, with the drain-source overshoot of FET B a
function of rise time (determined by the specific gate resistance used).
Modeling the commutation loop as a flat, rectangular loop of width d,
length ` and trace thickness w, as indicated in Fig. 2.3(a),the inductance has
been shown [62] to be approximately
L =
µ0
pi
(
` · ln2d− w
w
+ d · ln2`− w
w
)
. (2.1)
In order to reduce the commutation loop inductance, a two-sided layout (the
vertical design) has been implemented which allows the utilization of the
PCB core material, typically FR-4 glass-fiber-epoxy, to provide a much more
advantageous trade-off between voltage isolation capability and commutation
inductance. The voltage stress is, mainly, across the thickness of the PCB
which has a much better insulation characteristic than air, and even more
so compared to the withstand capability along a surface, i.e. creepage. This
two-sided layout allows the positioning of the complementary switch devices
in close proximity, separated by a thin layer of PCB material. Even for
converters in the multiple-kilovolt range the PCB thickness is likely to be
limited by mechanical concerns rather than electrical.
As the creepage distance effectively sets the minimum lengths of ` and
d in the equations above, the inductances above may instead be written in
terms of the creepage requirement using the scaling factor c. Using guidelines
from [63, 64], c ≈ 5× 10−6 [m/V]. Additionally, it is assumed that the PCB
trace width w is approximately equal to the component (switch or capacitor)
width, and that trace width will also scale with converter voltage and power.
For an FCML inverter the nominal blocking voltage of one switch is
Vs =
Vd
N − 1 , (2.2)
where Vd is the input voltage. Similarly, each flying capacitor at the higher
voltage side of switching cell n must block Vs · n, where the cell at the highest
voltage must block Vs · N. Considering the creepage distances will be pro-
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(a) Lateral. (b) 1 branch. (c) 2 branch.
Figure 2.3: Lengths used in the commutation loop inductance calculations
of (1) and (2) for the lateral and vertical layouts.
portional to the switch and capacitor blocking voltages, these distance will
be expressed in terms of Vs. Therefore, for a given Vs and level count N , the
minimum commutation loop for the highest voltage switching node of using
a lateral layout can be expressed as
Llateral =
µ0
pi
·
[
(VsN+2Vs)·ln2Vs + 4Vs − Vs
Vs
+(Vs+2Vs)·ln2Vs ·N + 4Vs − Vs
Vs
]
(2.3)
which reduces to
Llateral =
µ0
pi
· Vs ·
[
(N + 2) · ln(5) + 3ln(2 ·N + 3)
]
. (2.4)
Similarly, for the vertical orientation,
Lvertical = µ0
Vs ·N + 2 · Vs + Vs
Vs
· tPCB, (2.5)
which reduces to
Lvertical = µ0(N + 3)tPCB. (2.6)
The thickness of the PCB can be expressed in terms of Vs, now instead
using the dielectric strength of the PCB, Emax,PCB, as the scaling factor.
While there is a limitation on the minimum thickness of a PCB, for high
16
voltages it could be assumed that
tPCB =
Vs ·N
Emax,PCB
(2.7)
and therefore
Lvertical = µ0(N + 3)
Vs ·N
Emax,PCB
. (2.8)
For the two-branch case where a symmetric commutation path in the vertical
configuration is implemented on the opposite side of the switch (shown in
Fig. 2.3(c)), an identical inductor is shown to be added in parallel with that
of the single branch case and the total inductance Lvertical effectively halves.
2.2 Electrically Thin Design
t[  ]1.6mm
A[  ]
48
48
Figure 2.4: Cross-section of complementary pair of ISC0 modules used in
[48], with the schematic to the right illustrating how the area through the
PCBs leads to a significant contribution to the parasitic inductance.
From Faraday’s law, the parasitic inductance in a half-bridge is approxi-
mately proportional to the area of the commutation loop – enclosed by traces,
vias and the flying capacitors [62]. Designers have previously discounted
dual-sided designs due to the relatively large cross-sectional area realized
from vias connecting complementary transistors on the top and bottom lay-
ers of a PCB [61]. In [48], this area indeed extends across the thickness of
three PCBs. Fig. 2.4 shows how the half-bridge of that design is divided
into two (ISC) PCB modules mounted to the top and bottom side of a third
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tstackup-mthin
Aacross Athru
1.6mm
Figure 2.5: Cross-section of mechanically thin ISC with narrow footprint.
tstackup-ethin1.6mm tprepreg
Figure 2.6: Cross-section of electrically thin ISC with narrow footprint.
PCB motherboard, with loop area spanning all three.
Alternatively, Fig. 2.5 shows how this same design can be improved by
tightening the footprint of the two-layer modules and reducing the stackup
thickness. Here, the closer pads create a narrow path for loop current to flow
through the motherboard PCB, while the physically thinner PCB reduces
the area enclosed by current transversing the PCB laterally. Finally, Fig. 2.6
illustrates how the ISC could be fabricated to be “electrically thin” through
the use of inner layers and blind or buried vias, further reducing this loop
area. In this electrically thin version, the lateral loop area only spans across
the prepreg layer distance separating the top copper and the inner copper,
which, especially when compared to the total stackup thickness, results in
a significantly reduced loop area. Though the area through the boards does
increase slightly, Table 2.1 shows that the total area for this variant is still
the lowest of the three.
As the loop area in the vertical layout is primarily driven by the thickness
between electrical layers, referred to here generally as te, a physically thin-
ner substrate shown in Fig. 2.7(a) could be used to reduce the inductance.
Standard 2-layer FR4 stack-ups can be found down to 0.25 mm thickness
while designs on polyimide cores around 0.025 mm thick are possible. How-
ever, physically thin circuit assemblies pose manufacturing and reliability
concerns – especially with chip-scale packages common in WBG devices. A
more robust option in Fig. 2.7(b) uses a thicker 4-layer FR4 stack-up (in-
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Table 2.1: PCB Stack-up Specifications
Dimension Length Region Area
t[48] 0.77 mm A[48] 84.8 mm
2
tstackup−mthin 0.57 mm Aacross−mthin 10.5 mm2
tstackup−ethin 0.77 mm Athru−mthin 27.8 mm2
tprepreg 0.11 mm Aacross−ethin 2.03 mm2
`[48] 26.5 mm Athru−ethin 4.47 mm2
`∗thin 22.6 mm
ner layers shown collapsed for simplicity) to make the ISC electrically thin.
Here, through the use of blind and/or buried vias, te is the thickness of the
prepreg between the uppermost inner layer and the top layer - as low as 0.11
mm in a standard stack-up of comparable thickness to the ISC of [48]; an
0.8 mm thick PCB would appear 1/8 as thick electrically. In the inductance
approximation from (5) in [48], this appears as a reduction of approximately√
2
2
from the ` of [48]. Using the values in Table 2.1, the loop inductances for
each “2-branch” [48] variant can be estimated:
L[48] = 8.8 nH, Lmthin = 5.8 nH, Lethin = 1.7 nH. (2.9)
te
(a) Physically Thin.
te
(b) Electrically Thin.
Figure 2.7: Inner routing and 3D commutation paths for one half of a
complementary ISC half-bridge pair.
2.3 Simulation Methodology
The electrical interconnects of device packages are often analyzed in detail
using finite element analysis (FEA) to examine how the different circuit com-
ponents will interact when parasitics arising from the package itself are intro-
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Q3D ISC Model
TDK S-Parameter models
for bypass capacitors
EPC2047 SPICE models
for WBG transistors
Step applied to gate
of to bottom FET
Figure 2.8: Simplorer schematic for the transient analysis. The
commutation loop is indicated with red arrows.
duced [65]. While much of this work focuses on minimizing package induc-
tance for power semiconductors, the various switching cells discussed above
can be similarly analyzed to estimate the variation in Lpar across different
designs. The methodology used in this study is similar to the approach
taken in [66]: simplified RLC models generated from ANSYS Q3D FEA are
linked to a transient study in ANSYS Simplorer, as shown in the schematic
of Fig. 2.8. In this case, at time t = 0, the bottom FET of the half-bridge
(SXB of Fig. 2.1) could be toggled from off (blocking 100 V) to on, causing
the energy stored in the COSS of that FET to commutate to the high-side
complement. The resulting voltage ringing and overshoot across this high-
side FET (SXA in Fig. 2.1) during commutation would then be considered a
metric for evaluating the parasitic inductance of a design.
The simulation results for the three ISC variants discussed above are plot-
ted in Fig. 2.9. Simplifications, including ignoring second-order phenomena
(such as the non-linear capacitances or the dynamic on-state resistance of
the GaN devices) were not included in the device models, and may have
contributed to the exaggerated ringing in each of the simulated waveforms.
However, the effect of the design variations under study is independent of
this artifact, and appreciable results can be realized by comparing the rela-
tive change between each trace: 29% less overshoot with the electrically thin
design compared to that of [48], while the physically thinner design appeared
to show less of an impact, as predicted. Additionally, inspection of Fig. 2.9
shows that the ringing of the parasitics is pushed to higher frequencies with
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Figure 2.9: ANSYS Simplorer simulation of the commutation transient
based on FEA models of each switching cell design.
the reduced inductance designs:
f[48]= 91.3 MHz, fmthin= 97.4 MHz, fethin= 111 MHz. (2.10)
To quantify the exact change in parasitic inductance between designs, the
RLC model from the FEA study could instead be inserted into an AC anal-
ysis. Then one FET port would be replaced by a short circuit and the other
connected to a test capacitance and AC source to characterize the Thevenin
equivalent response of the commutation loop. The resonant peak in the re-
sulting transfer function could then be used to calculate the inductance of
the simulated design. In the PCBs discussed above, this approach would
result in loop inductances of:
L[48] = 8.6 nH, Lmthin = 4.3 nH, Lethin = 3.0 nH. (2.11)
In the actual FCML system, adjacent switching cells provide additional
branches or parallel paths for the flow of commutation current, further reduc-
ing the parasitic inductance. Thus, an additional “4-branch” [48] including
these parallel paths simulation resulted in reduced loop inductances of:
L[48] = 8.0 nH, Lmthin = 3.9 nH, Lethin = 2.7 nH. (2.12)
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Figure 2.10: Electrically thin ISC variant with buried vias only.
As the use of blind vias (in addition to buried vias) for the electrically
thin approach above requires a more costly PCB fabrication technique, it is
of interest to quantify whether using buried vias alone for the electrically
thin approach might yield a similar performance increase without the ad-
ditional manufacturing complexity. In this case, the stitched inner layers
would still provide shielding and cancel flux through the inner PCB core but
the bottom prepreg, between the inner layers and the bottom copper, would
now contribute to the cross-sectional loop area (as shown in Fig. 2.10). A
simulation of this electrically thin variant produced an inductance of 3.3 nH;
though greater than the version with blind vias in (2.12), this result indicates
that an using just buried vias may be a cost-effective way to outperform a
physically thin PCB without sacrificing mechanical strength.
Simulations such as these often assume simplified geometries for the traces,
planes and vias of the PCB. However, it is expected that these assumptions
would have a negligible effect on a study of Lpar described above; although
the models may be less exact when compared to the actual hardware, the
general trend of reduced parasitics across the different designs is of greater
interest. Furthermore, attempts at simulating a design with fully accurate
copper layer and via geometries on the same computing hardware can be
both computationally time-consuming and RAM intensive, rendering use of
an exact 3D model impractical.
2.4 Experimental Validation
To test the potential improvements suggested by the simulations, a labora-
tory setup was designed to create conditions similar to that of the simulation.
Specifically, prior to commutation, the circuit of Fig. 2.11(a) ensured that a
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safe current could be conducted when one FET was on, while simultaneously
providing a voltage for the off switch to block. The gate of switch SA was
tied to the source; but RBias and Rload provided a reverse conduction path
for the current from Vbias. With Rload approximately 100 times larger than
Rbias, turn-on of SB would ensure the self-commutation of SB as it blocks the
voltage stored on the left flying capacitor. Additionally, the off resistance of
SA is also orders of magnitude larger than both the bias and load resistors in
the circuit, resulting in its blocking nearly the full voltage applied by Vbias
prior to turn-on. Then, to analyze the behavior during commutation, a step
(a) Circuit used to bias WBG device, SA, in reverse conduction
before SB is actively turned on to force a commutation.
D S
(b) SA is toggled on, forcing the commutation of SB.
Figure 2.11: Schematic for the circuit used in the experimental testing of
commutation overshoot.
is applied to the gate of SB and the drain-source voltage of SB is recorded as
it turns off, as shown in Fig. 2.11(b). While the exact choice of bias voltage
and on-current can influence the characteristics of the commutation wave-
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Switching Cells Under Test
WBG Device Drain Probe Source Probe
DC SupplyTrigger Source
Figure 2.12: Photo of laboratory setup used to generate and capture the vds
commutation ringing waveform.
form, especially the peak overshoot (which arises from the energy stored in
the parasitic inductance, a function of the on-current) and ringing frequency
(a function of the transistor capacitance, which can vary with drain-source
voltage), this experiment is meant to compare different circuit layouts un-
der the same conditions. As such, the exact choice of voltage or current is
less important since the parasitic inductance under investigation should not
change under different operating conditions but will change across the differ-
ent circuit layouts. Though a double pulse test configuration is often used
in similar studies, it is meant to characterize the properties of the switching
device under specific operating conditions [66] and is therefore unnecessary
for investigating the relatively constant parasitic inductance of the PCB.
The physical implementation of this test circuit is shown in the labora-
tory setup of Fig. 2.12. Here, Vbias was provided by the dc supply, while the
step function applied to the gate of SB was provided by the function gener-
ator. Two 500 MHz, 10x probes were used to capture voltages at the drain
and source of SB, referenced to the negative terminal of the dc supply; the
drain-source waveform was provided by a math subtraction function on the
oscilloscope using the two probe signals. Care needed to be taken to ensure
the drain and source voltages were probed as close to the device as possible
to minimize ringing introduced from probe pickup.
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Figure 2.13: “4-branch” configuration, where adjacent switching cells
provide parallel paths for commutation current.
2.4.1 Tests with Conventionally Fabricated Circuit Boards
The mechanically and electrically thin switching cells of Fig. 2.14(b) and
2.14(c) were fabricated per the specifications in Table 2.1 and tested against
the ISC from [48], shown in Fig. 2.14(a). In particular, the electrically thin
switching cell was constructed with a four-layer stack-up and used both
blind and buried vias. These switching cells were then installed on a con-
verter motherboard (visible in Fig. 2.12) in “4-branch” configuration, which
is shown in Fig. 2.13. Finally, the commutation was recorded as described
above using a 22 Ω gate resistance and the resulting drain-source voltage of
the FET during turn-off are plotted in Fig. 2.15. This plot shows an over-
shoot of approximately 24% on both the original and mechanically thin ISC
designs, and only 17% for the electrically thin design – representing a 1.4x im-
provement. Again, inspection of Fig. 2.15 shows the ringing of the parasitics
(a) ISC from (3). (b) Mechanically Thin ISC. (c) Electrically Thin ISC.
Figure 2.14: Switching cell variants under study.
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is pushed to higher frequencies with the reduced inductance designs:
f[48]= 89.3 MHz, fmthin= 111 MHz, fethin= 125MHz. (2.13)
These results confirm that simulation can lead to design performance that
can be realized on experimental hardware.
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Figure 2.15: Experimental measurements of commutation transient for each
traditionally manufactured switching cell design.
2.4.2 Tests with 3D Printed Circuit Boards
However, the electrically thin switching cell of Fig. 2.14(c) is only manufac-
tured with blind and buried vias; to experimentally compare across many
different circuit layouts – including only buried vias – traditional manufac-
turing would be prohibitively expensive. The electrically thin switching cell
in this test was manufactured with blind and buried vias. To compare a vari-
ant with only buried vias, as discussed in Section 2.2 and shown in Fig. 2.10
above, several PCBs of this design were fabricated using a Nano Dimension
3D PCB printer – a promising means to validate new hardware designs with-
out investing in full panels of custom specification PCBs [67]. As 3D printing
technology for this purpose is still somewhat nascent, electrical tests were
limited to the “1-branch” configuration of the 3D printed cells due to chal-
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Figure 2.16: 3D printed electrically thin ISC variant.
lenges with internally connecting some nets. While this configuration results
in an overall higher inductance in both designs, an evaluation of this config-
uration between the two variants was still useful in determining the relative
change in performance. Thus, a one-to-one comparison between the blind
and buried ISC of Fig. 2.14(c) and the ISC of Fig. 2.16 with only buried vias
was performed, with the resulting vds waveforms plotted in Fig. 2.17.
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Figure 2.17: Experimental measurements of commutation transient for the
two electrically thin variants.
Unfortunately, it is clear from both the printer ink conductivity specifica-
tion and the apparent damping in the 3D printed ISC waveform that the 3D
printed cell has higher resistivity [67] and hinders direct performance com-
parison between the two switching cells; although the 3D printed switching
cell appears to perform better than the one with blind and buried vias, a
conservative compensation of the additional resistivity could adjust it to be
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potentially 30% worse. Even so, with this assumption it appears that the
design with only buried vias would still perform much better than the physi-
cally thin ISC. Future evaluation will consider different variants of 3D printed
switching cells within the confines of the 3D printed technology alone to pro-
vide a comparison strictly concerned with the topology differences alone.
2.5 Converter Implementation
Loss
Drain Current
Figure 2.18: Commutation of the electrically thin switching cell with
various turn-on speeds, as controlled by choice of gate resistance between
the gate drier and FET (as recorded by T. Modeer for [68]).
The waveforms in Fig. 2.18 illustrate the rise-time of the drain-source volt-
age during turn-off of the FET with various gate resistances. It is apparent
that faster rise-times can be obtained by using a smaller gate resistance, but
they often incur more overshoot. In the converter of [48], a 30 Ω turn-on
gate resistance was used in the ISC0 switching cells to slow the turn-on of
the complementary transistor to help mitigate stress from overshoot. How-
ever, this slower transition when the device is hard switched leads to higher
losses. These losses can be conservatively approximated by calculating the
area of the triangle defined by the simultaneous overlap of non-zero drain-
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source voltage and drain current (illustrated by the green trace in Fig. 2.18),
i.e, Ploss = ID × Vds × ton × fsw. Naturally, if ton can be reduced so can the
losses incurred during each commutation.
Given that the parasitic inductance, and correspondingly the commuta-
tion overshoot, could be reduced using the electrically thin design approach
described above, a converter could be assembled with lower gate resistances
to reduce gate losses for a comparable overshoot margin. In [69], a 9-level
converter of similar construction to that of [48] was assembled using electri-
cally thin switching cells and 22 Ω gate resistors. Referring to Fig. 2.18, this
reduced gate resistance allowed for approximately 14% faster switch turn-off
and therefore 14% switching losses. While these losses are difficult to exper-
imentally measure, common operating conditions between the converters at
5 kW output power allow for a comparison: with ID ≈ 14 A, Vds = 125 V,
fsw = 98 kHz and ton 20 ns or 17.5 ns for the converters in [48] and [69], re-
spectively, the overlap loss for a single transistor would be reduced from 3.43
W to 3 W. For the 9-level converters operating at 5 kW, this corresponds to
an efficiency increase of approximately 0.2%.
Though this may seem like a minor improvement, incremental improve-
ments allow the converter performance to inch closer to the target and reach
goals set forth in [5]; these improvements contributed to the high 98.6%
efficiency and record breaking 17.3 kW/kg power density of the air-cooled
converter in [69]. Further, changes in the fundamental circuit implementa-
tion like this can be fed back into the Monte Carlo optimization use in [48] to
potentially reveal system level improvements – including solutions at higher
switching frequencies with lower loss or lower mass filter components. How-
ever, referring back to Fig. 1.4, it is clear that this version of the converter
already exceeds the minimum requirements to enable electric aircraft.
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CHAPTER 3
THERMAL CHALLENGES
AND OPPORTUNITIES
While Chapter 2 lauded the benefits of small form-factor devices and tight
layout with regards to electrical performance, this chapter focuses on the cool-
ing challenges that accompany these increasingly smaller designs. This theme
is summarized in Fig. 3.1: if the converter size can be decreased while main-
taining constant efficiency, power density may be increased. However, this
requires that heat from losses be extracted from a correspondingly smaller
area for this converter to permit the same peak power as a physically larger
converter without exceeding the thermal limits of any components.
chip-scale GaN
power-transistors
compact
layout
faster
switching
new cooling
challenges
higher
power density
Figure 3.1: The motivation to develop better cooling strategies for FCML.
This chapter begins with an overview of how thermal management of multi-
level converters has been addressed in the past, then proposes a new, modular
approach to this problem. The concept of this design is explained, followed
by discussion of the initial simulation work done by collaborators at Stanford.
Then, the experimental characterization of the individual components of the
thermal path is presented, followed by tests on the full system operating as
a “thermal dummy” load and under full electrical operation. Finally, the
chapter is concluded with discussion of the performance of this method and
what steps will be taken to further improve upon this modular approach.
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(a) Two-level designs often rely on a single,
high power transistor device per switching
node, potentially leading to a hot spot.
(b) Multilevel designs, though requiring
multiple transistors, spread the losses over
a larger area.
Figure 3.2: Heat sink illustrations for different switch topologies.
3.1 Cooling Multilevel Converters
As mentioned in Chapter 1, multilevel converters offer many advantages with
the obvious disadvantage of increased component count – both in passives
as well as power transistors. Nonetheless, this increased component count
provides an opportunity to improve the total converter thermal management.
Although it was previously mentioned that the FCML topology allows the
use of lower voltage transistors with a typically better figure-of-merit (low on-
resistance and parasitic capacitance), the overall losses of the converter are
not necessarily lower than those of a simpler (fewer component count), two-
level design. Yet, while the exact comparison of losses between the FCML
and a two-level design are discussed in detail in [29] and will not be discussed
here, the FCML is intuitively advantageous when considering the intrinsic
heat spreading properties by comparing the temperatures of transistors in a
two-level converter and those in an FCML for a given total transistor loss.
This behavior is shown in Fig. 3.2, which illustrates how the losses from
a two-level configuration that uses fewer, higher power transistors, suffers
poor utilization of heat sink area. Specifically, the heat flux in Fig. 3.2(a)
is shown to be limited to the contact area of a single device (such as a
folded TO-247 package) in a single location of the heat sink; the high heat
flux per area can lead to a local hot spot – constraining operation to low
thermal limits – while the heat sink area is correspondingly underutilized.
However, Fig. 3.2(b) shows that using multiple devices (including the small
form-factor GaN devices described above), as in a multilevel topology (or
even paralleling FETs in a 2-level converter [70]), can be used to spread an
equivalent loss across a larger area; this heat spreading reduces localized hot
spots and improves heat sink utilization. This heat spreading is functionally
demonstrated on a 9-level inverter in Fig. 3.3.
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GaN Transistors
Figure 3.3: Composite thermograph showing heat spreading with FCML, as
demonstrated on the dual-interleaved converter highlighted in this work.
3.2 The Modular Heat Sink Concept for
Chip-Scale Transistors
To address the above challenges with multilevel converters and conventional
heat sinking, an alternative approach is considered where the performance of
the thermal interface between the individual devices and given heat sink is
given highest priority. This method is referred to as a modular approach, as
it seeks to leverage electrical, mechanical and thermal co-design to package
a significant portion of the thermal management system with the individual
power devices in a single electro-thermal module. Then, at the converter sys-
tem level, the modular design has two key components: this electro-thermal
switching cell, with included heat sink and thermal interface, as well as a
cooling source (such as forced-air from a DC fan) and means to direct heat
from the individual modules.
3.2.1 Heat Sink Attachment for Tight Electrical Layouts
Although the concept of heat sinking chip-scale, surface mount devices is
not new [71, 72], common mechanical methods for binding heat sinks to
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transistors are problematic in these converters. For instance, thermal tapes
and epoxies can mechanically fix the heat sink to the device while facilitating
reasonable thermal contact, but the efficacy depends on how well the tapes
or epoxies were applied and cured – allowing little room for error during
assembly, and hindering subsequent rework. Mechanical attachment may
be more appealing in this regard. Unfortunately, the compact layout and
densely routed copper traces of the designs discussed in Chapter 2 preclude
the use of through-hole spring or screw mounts in the area near the power
device. Locating mount points far from the device is similarly undesirable
due to the additional mass penalty from extending the metal heat sink to
this remote mount point, as well as the need to ensure rigidity across this
cantilever to provide uniform thermal contact to the device. The “Z-clip”
mount, such as that shown in Fig. 3.4, provides another mechanical mounting
alternative; however, this type of fixture is usually used in conjunction with
a heat sink mating to a relatively large surface-area device where mounting
pressure can be more evenly spread. Ensuring that the mounting pressure of
an effectively sized heat is distributed across the much smaller die area, such
as the one in Fig. 3.5, would become somewhat of a balancing act across the
small die area.
Figure 3.4: “Z-clip” heat sink mount by Advanced Thermal Systems,
Incorporated [71].
Given this preference to mount the heat sink with mechanical fasteners
with mount points close to the device, this work thus chose to explore SMT
nuts near the device. These nuts, soldered directly to the PCB using a con-
ventional reflow process, provide threaded mechanical mounting points to
the PCB without a hole drilled in the copper layers or PCB substrate. Fur-
thermore, choosing insulating, nylon machine screws to fasten the heat sink
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to the device and PCB provided electrical isolation. This allowed the nuts to
be soldered onto existing copper traces located close to the chip-scale, GaN
devices, preserving the existing converter routing scheme. The exact imple-
mentation on the converter is shown in Fig. 3.5. Here, an SMT nut is installed
on the left and right of the GaN transistor, electrically connected to the drain
and source, respectively. Since the screws are electrically insulating, the only
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Figure 3.5: Schematic showing use of SMT nuts on a switching cell.
possible electrical contact is with the surface of the GaN device. While this
face is nominally passivated, probing this surface during operation has indi-
cated this passivation layer may not provide suitable electrical insulation –
with this surface tending to measure the same potential as the device source.
However, as each heat sink in this scheme is only attached to one device,
this surface – or the TIM – need not be electrically insulating; the heat sink
may reasonably float at the source potential. Although floating the heat sink
at this voltage, which changes dynamically during switching, posed initial
concerns, no adverse performance changes were indicated from experimental
tests – though any effects on radiated EMI are yet to be determined.
By eliminating the need for electrical isolation, and pursuing a modular
heat sink approach for individual devices, both constraints previously im-
posed on the TIM choice can be relaxed, and thinner layers of higher thermal
conductivity thermal pastes can be used in lieu of the compressible gap pad.
Considering the measured thermal conductivities of the high performance
gap pads compared to an entry level grease, Dow Corning 340, as presented
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Plastic Screws
GaN Transistor
Figure 3.6: Modular heat sink mounted to GaN device using plastic screws.
in Table 3.1, a significant improvement in overall thermal impedance can be
realized. The fully packaged switching cell with heat sink mated to the GaN
device is shown in Fig. 3.6, and represents a step towards tighter integration
between electrical and thermal systems. Here, component height variation
does not impact the quality of the thermal mate, while mating pressure can
be set to the prescribed limit (up to 200 PSI [73]) through tightening the
mounting screws at each device accordingly.
3.2.2 Manifold and Ducting for Directing Forced-Air
The second aspect of the modular heat sink concept focuses on a higher level
design goal: now that each device individually has a low thermal impedance
path to each respective heat sink, an additional mechanism must be designed
to remove the heat produced at each device. While liquid cooling can provide
extremely effective heat transfer, forced air was chosen as the cooling fluid
for this initial design for simplicity. With heat sink locations fixed by the
converter electrical layout (transistor locations on the PCB), the custom
manifold, shown in Fig. 3.7, was designed to route cooling air from inlet
locations, through the heat sinks, and finally exhausting across the converter
input and output filter passives. Here, DC fans powered from the 5 V logic
are shown to provide the inlet air (blue arrows) from ambient, while slightly
warmer air exhausting from the heat sinks (purple arrows) could be used to
Table 3.1: Experimentally Measured Values of RTIM [74].
22 N Applied Pressure
0.7 – 5 W Heat Flux
Henkel Gap Pad 5000S35, 40 mil (1 mm) 2.94 K/W
Alphacool Eisschicht 17 W/(m·K), 1 mm 1.47 K/W
Dow Corning 340 Silicone Paste 0.82 K/W
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cool the filter passives before exiting the manifold (orange arrows).
3D Printed Manifold
DC Fans
Modular
Heatsinks
Figure 3.7: Render of the manifold concept with modular heat sinks.
3.3 Simulation Results
Before the heat sinks described above were manufactured and tested, compu-
tational fluid dynamics (CFD) analysis was performed to ensure reasonable
performance could be achieved with commercially available DC fans and
heat sinks that could be feasibly manufactured. This simulation work was
performed by collaborators at Stanford University though a partnership in
the National Science Foundation (NSF) Engineering Research Center (ERC)
for the Power Optimization of Electro-Thermal Systems (POETS), as ref-
erenced in the Acknowledgments and credited through the joint publication
[74]. Nonetheless, the simulation results are reproduced from [74] in Fig. 3.8
to provide additional context for the resulting design decisions.
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Figure 3.8: CFD results from the POETS collaboration in [74].
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For the candidate heat sink model, the heat sink factor was chosen to
match the area of the entire switching cell with fins designed for an aspect
ratio of 10:1, which could be reasonably machined from extruded aluminum.
Using material properties for aluminum and the Dow Corning 340 grease, a
constant heat boundary condition was configured at the simulated GaN de-
vice interface while air velocity across the heat sink model was varied. The
plots above thus show an initial indication of what range of thermal resis-
tances might be achievable, as well as the pressure drop accumulated for each
flow rate. The region highlighted in yellow corresponds to a target thermal
resistance that could be reached by the flow and static pressures provided
by small form-factor, commercially available DC fans. This study combined
with a part search resulted in the choice of the SUNON MC20100V2 5 V dc
fan as the forced-air inlet source.
3.4 Experimental Results
To experimentally validate the cooling solution, the temperature of the GaN
device needed to be accurately recorded while a known power was dissipated
in the device, with the inlet air temperature and flow rate also relevant
quantities. Unfortunately, accurately measuring the temperature of the GaN
device while switching at high voltage and high power often proves chal-
lenging: electrical isolation required between the device and temperature
probe creates an additional thermal impedance, leading to measurement er-
ror, while the high frequency EMI can interfere with temperature measure-
ment circuits. However, by tying the GaN device gate to source and driving
a low current through the device from source to drain, the diode-like voltage
drop of the device in this DC configuration could be used to dissipate power
comparable to the amount generated during normal switching operation –
without requiring the high-voltage, high-power or high-frequency switching.
This transistor loss surrogate, more colloquially referred to as the “thermal
dummy” configuration, was then used for all heat sink validation.
Yet, any heat generated through device losses originates at the device
junction – located on the bottom (PCB-side) of the GaN devices under con-
sideration. Therefore, it was necessary to validate that temperatures mea-
sured from the accessible sides of the chip were representative of the junction
37
temperature. This was tested by laser etching a window through the PCB
between the copper drain and source traces of the device pads before solder-
ing the device to the PCB. The device was then driven under various currents
as a transistor loss surrogate as described above, while thermocouple mea-
surements on the side of the device were compared to those made from an
IR microscope peering through the PCB window. An IR micrograph from
this experiment is shown in Fig. 3.9, while the results indicated that the ther-
mocouple affixed to the side of the device was typically within 1◦C of the
junction temperature.
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Figure 3.9: IR micrograph of GaN junction through PCB window from [74].
3.4.1 Single Switching Cell Thermal Load
With the transistor loss surrogate established as a means for in-situ thermal
testing and measurements of temperatures taken from the side of the device
validated, experimental measurements of thermal impedance of the full GaN
to heat sink stack, as well as the TIM itself, could be performed – and
many methods have been demonstrated to perform this characterization. In
[75, 76] the authors similarly use a diode as the thermal load, and measure
temperatures at various points from the device to the heat sink. From the
input power to the diode and temperature drop measured at each location,
they can infer a bulk thermal impedance between their temperature probes.
This method can work well for determining the bulk conductivity of larger
devices, but is harder to apply in this study considering the relatively smaller
components. Additionally, it neglects the heat flux to ambient. Alternatively,
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[77] places the material under test between temperature controlled copper
posts, so that heat flux can be controlled to flow in only one direction (no path
to ambient). However, this approach again relies on discrete temperature
probes, prohibiting direct measurements of temperatures within very thin
materials. In [78], the authors improve spatial resolution of the thermal
measurements by using infrared (IR) imaging; However, they rely on the
application of a black coating to their test circuit to ensure a consistent
reference emissivity – complicating the handling of the converter hardware.
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Figure 3.10: Thermal characterization rig used in [74].
The methodology for this study was similar to the approaches in the above
works, but leveraged an IR microscopy setup where the emissivities of each
material in the setup could be calibrated for a known and stable tempera-
ture. This approach eliminated the need to paint all components black, yet
maintained the advantage of enhanced spatial resolution provided from an
IR micrograph. These thermal measurements were again performed by col-
laborators at Stanford in [74] using the fixture illustrated in Fig. 3.10. Much
like [77], the GaN loss surrogate (active thermal load) and TIM was loaded
between two copper posts with controllable temperatures. Next, power was
driven through the GaN “reverse diode” to generate heat. Then, control
over the post temperatures (for example, the bottom post was heated to
track the GaN device temperature) forced the heat flux to the upper copper
block, through the TIM. Finally, a steady-state temperature drop across the
TIM (figure right) was read from the IR micrograph (figure center) and used
together with the known power into the GaN device to compute RTIM, the
thermal resistance of the TIM (with results are listed in Table 3.1).
Having characterized the TIMs of interest, this process was repeated with
a prototype aluminum heat sink, which was machined to specifications de-
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termined in Section 3.3 and mounted to the switching cell as described in
Section 3.2. A photo of this modified setup is shown in Fig. 3.11. Here, room
temperature air was driven through the heat sink at different velocities while
the GaN device was configured to dissipate several watts (equivalent to the
losses during high power switching operation). Temperature measurements
were again used to determine the overall thermal impedance, with results
under expected airflow approaching 5.7 K/W – nearly four times lower than
that of the previously discussed approaches.
Heatsink Under Test
Upper Copper Block
Lower Copper Block
Powered Switching Cell
(Active Thermal Load)
Figure 3.11: Full module heat sink characterization from [74].
3.4.2 Full Converter Thermal Load
Given the promising results for an individual switching cell, a loss surrogate
of the complete, dual-interleaved, 9-level inverter was built for testing of the
modular thermal management system at scale. As this ersatz converter is
physically identical to the operational converter, the photo of the electrically
functional converter is shown in Fig. 3.12 to illustrate the hardware used for
this stage of testing. Thirty-two heat sinks identical to the design validated
in Section 3.4.1 were machined by the University of Illinois ECE Machine
Shop using slitting saws on a vertical milling machine. Each heat sink was
then installed on the switching cell with a torque-measuring screwdriver and
#0 nylon machine screws. Additional registration, alignment and spacing
guidance was provided by affixing a 3D printed jig (shown covered with
yellow polyimide tape on the north and south of the PCB in Fig. 3.12) to the
converter motherboard edge at each inlet.
Next, a manifold with mount points for the specified DC fans was 3D
printed at the University of Illinois Rapid Prototyping Lab using a selec-
tive laser sintering (SLS) process. As converter component placement had
already been designed for tight electrical layout, the SLS process allowed for
tight tolerances to ensure minimal mechanical interference. This was partic-
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ularly important where walls of the manifold needed to slide between SMT
components, or so that the lid of the manifold did not apply additional force
on the heat sinks and against the GaN devices. The full print for one side of
Figure 3.12: Full converter with each modular heat sink installed [74].
Figure 3.13: Laser-sintered plastic manifold with installed DC fans [74].
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the converter, with mounted DC fans, is shown in Fig. 3.13. This design also
included several features that were believed to aide in the routing of exhaust
air, across the passives, and finally to the outlets on each side – visible as
the ribs at the center of the part shown.
100
80
60
40
20
T
em
p
er
a
tu
re
 [
º
C
]
R th
 =
 23
 K
/W
Rth 
= 14
 K/W
Rth =
 5.7 K/W 
0    20  40       60   80      100    120 
Emulated Losses [W]
Thermocouple locations
Figure 3.14: Full converter thermal characterization from [74].
Once assembled, the ersatz loss surrogate converter was tested at Stan-
ford where thermocouple measurements across the converter devices could
be recorded and correlated to the measured airflow and controllable input
power. An illustration of this test setup is shown on the left of Fig. 3.14,
where the colored dots indicate which devices had associated temperature
measurements. Results of this system test are shown on the right of Fig. 3.14,
where different emulated losses were obtained by varying and measuring the
power into the board. Here it can be seen that the measurements repre-
senting the best (blue line) and worst (orange line) performance indicated
thermal resistances of 14 K/W and 23 K/W, respectively.
Unfortunately, all data points here fell short of the anticipated results of
5.7 K/W projected from Section 3.4.1 (green line). Referring again to the
illustration on the left of Fig. 3.14, this is likely due to the ribs and ducting
that direct air across the filter passives (white outlines); each change in direc-
tion of airflow and every additional centimeter where the exhaust is passing
through a confined duct contribute to a pressure drop incurred, reducing
flow. This hypothesis is supported by examining the path the exhaust air
must take at each heat sink with an associated thermocouple; the more con-
voluted the exhaust path, the higher the thermal impedance and measured
temperature. Additionally, positioning the DC fans in such close proximity
to the heat sink inlet likely prevented stabilization of the pressure front of
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the inlet air. Both of these factors likely reduced the overall airflow through
the heat sinks in comparison to the single device test in Section 3.4.1.
3.4.3 Full Converter Functional Test
Similar to the preceding section, a full converter was built with the modular
cooling strategy – here with the intent of functional electrical testing. Given
that the converter of [69] was thermally limited, and the thermal perfor-
mance of this design was expected to be nearly a fourfold improvement, the
maximum output power of this converter was expected to exceed 10 kW with
a peak efficiency greater than 98.5%. Yet, as the plot in Fig. 3.15 indicates,
efficiency quickly decreased with increasing output power – resulting in a
thermal limit of 5 kW. Again, this performance is likely worse than expected
due to the same issues that affected the thermal test in Section 3.4.2.
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Figure 3.15: System efficiency plot of the dual-interleaved, 9-level converter
with modular heat sinking during normal operation.
However, it is also worth noting that the ceramic technology used for
the flying capacitance changed between the converter used in [69] and this
converter: the previous converter used X6S capacitors from TDK while this
converter used X7R capacitors from AVX. This change was made because
the X7R capacitors have higher voltage ratings than the X6S capacitors in
the same footprint. Although this did seem to improve converter reliability
(less catastrophic converter failures than previously observed), a comparison
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Figure 3.16: Comparison of temperatures from the electrical and thermal
system tests.
of efficiencies and temperatures of the two designs indicates that reduced
performance might not be from the new thermal management strategy alone.
Although the converter failed to reach the expected peak performance, the
electrical test nonetheless provided useful thermal data for comparison with
that from the experiment in Section 3.4.2. As previously mentioned, temper-
ature data is often hard to record at high power due to the high fields near
the temperature probe. Still, a sensor installed next to a transistor was able
to produce useful measurements for some of the converter power range. This
electrical test sensor data is plotted alongside the data from Section 3.4.2 in
Fig. 3.16. Here it can be seen that, once the relative differences in ambient
temperatures for the two tests were accounted for, the two experiments cor-
relate well – indicating future experiments might again rely on the transistor
loss surrogate approach for system level characterization.
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CHAPTER 4
REAL-TIME EMULATION
AND FAULT DETECTION
A major barrier to adoption of this high-performance FCML inverter tech-
nology will be robustness under converter faults. While electric motors are
generally considered more reliable than their jet-engine counterparts and
can provide redundancy through distributed propulsion [79], the power elec-
tronics must be at least as safe and reliable as current aircraft propulsion
systems [5]; commercial aircraft guidelines dictate a fault tolerance of 10−9
catastrophic failures per flight [80].
With these emerging electric drives bound to this stringent requirement,
fault detection, isolation and recovery (FDI or FDIR) systems – tradition-
ally used to assure the reliable operation of engines, actuators, controls and
sensors such as the inertial reference systems (IRS) – will see greater appli-
cation towards power electronic systems [81]. Coincidently, this shift may
also yield a performance gain: oﬄoading fault isolation responsibilities to
the individual power converters could actually reduce component mass in
the distribution system, for instance by eliminating certain solid state circuit
breakers and their associated FDI hardware [82].
Thus, this paper seeks to examine how model-based FDI, with specific
emphasis on the use of Luenberger and sliding-mode observers, has been
applied to power electronics systems in prior work to provide insight on how
to best approach FDI for the FCML topology. First, Section 4.1 will provide a
brief history highlighting seminal works the evolution of observer based FDI.
Then, Section 4.2.2 will present how these techniques were applied to power
converters. As even general experimental work on the FCML inverter is still
rather nascent, focus will then shift to the specific application of this FDI to
the similar modular multilevel converter (MMC) as well as initial modeling
for the FCML. Finally, Section 4.4 will discuss the practical challenges in
implementing a high fidelity real-time model of a high-level-count FCML at
high frequency, and present quantified emulator performance metrics with
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respect to physical converter hardware.
4.1 Review of Model-Based Fault Detection
The concept of the observer was first outlined in [83], leading what is now
known as the identity observer and reduced-order observers [84] to become
the namesake of the author, Luenberger. Although Luenberger proposed ap-
plying a “dual observer” for use as a controller in [85], it was Beard in [86]
who established the theoretical use of an observer for fault detection. His
dissertation provides commentary on the physical hardware used in standby
redundancy, where he argued that instead of having spare components to
be replacements for when those in service fail, these components could in-
stead be operated in parallel to supplement the existing system functions.
Furthermore, diversity in implementation of these redundancies would pro-
vide resiliency through independent calculations of identical system variables.
Later, Jones would recapitulate and refine Beard’s work in his own disserta-
tion [87], where he fully defined the sufficiency criteria for error detection in
the original ‘effector’ failures, as well as sensor and controller failures.
While both dissertations examine fault detection through the use of Kalman
filters, specific details of these implementations are outside of the scope of
this survey. Nonetheless, Jones noted that while the Kalman filter takes
advantage of state interdependence to achieve minimal overall error, this de-
pendence means a large error in one state estimate tends to a poorer estimate
for the whole system. Additionally, while the Kalman filter was perhaps more
mathematically elegant, it would most likely lead to more complex observer
implementation and require more state space augmentation and increased
calculation time – as confirmed by [88, 89]. More importantly, Jones and
Beard also presented the development of filter residuals and illustrate the
observer fault magnitude and vector in a form familiar to more recent FDI
literature.
Then, in 1975 Clark et al. applied observer-based FDI in conjunction with
the IRS systems of a hydrofoil ship [90]. Using a Luenberger observer for four
different types of sensors, they were able to estimate state vectors with vari-
ous overlap in the state space. In this case, failures among the IRS sensors
feeding each observer are what the authors sought to detect. Thus, the fault
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vector here indicated which sensor failed. Additionally, this FDI implemen-
tation exemplified the concept of system diversity and restructuring in the
event of a component or sensor failure from [86] to inspire the concept of an-
alytical redundancy [91, 92]. Now a pillar of modern aircraft control systems
[93], analytical redundancy is achieved with multiple air data computers ei-
ther independently controlling or monitoring control laws. Overlap of state
vectors among computers leads to detection of faults in sensors as well as
control computers. Furthermore, an estimate of a parameter directly mea-
sured by a failed sensor can instead be inferred by state vectors derived from
dissimilar sensors rather than having multiple identical sensors for redundant
measurement of a single variable [94].
Though much relevant observer (and the subsequent FDI) development of
the era focused on linear, time-invariant systems, it is also worth considering
the concurrent work of Tse in [95] on time-varying observers, and how it
may subsequently lend itself to applications in switched power electronics
systems.
4.2 Prior Work with Observers for Other Converters
4.2.1 Sliding-Mode Observer Modular Multilevel Converters
Due to its high power quality output, modularity and redundancy, the MMC
topology (shown in Fig. 4.1) has been broadly adopted for high voltage dc
transmission and medium voltage drives [96]. While the MMC does have
some fundamental differences from the FCML [29], similarities arising from
the series stacking of submodules (SM), especially half-bridge SMs, allow it
to be an acceptable surrogate for this study. Here, open-circuit faults are
the sole focus as the following works consistently state that the gate driver
for the power transistors (typically IGBTs) used in MMC can often already
detect and address short-circuit faults, and capacitor faults are simply not
presented. The earliest work on MMC model-based FDI appears in [97].
Their approach mainly focuses on using knowledge of the nominal static
behavior of the system, relating assumed series capacitor voltages to a total
measured output voltage during normal operation. A fault can be detected
by observing a dip in the expected ac RMS output voltage given a known
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dc bus voltage, then identified using knowledge of the switch timings of each
cell in relation to the time when the ac voltage dips. However, no estimate
of SM voltages is provided with detection and identification, relying only on
a single measurement threshold conditioned on timing.
Figure 4.1: 8-cell, single phase MMC by Shao et al. in [98].
Dynamical, observer-based FDI is not demonstrated until [98], where a
sliding-mode observer is implemented for an 8-cell MMC. Because the ap-
proach of this paper, as well as many of the following, only considered the
value of a single observed state at a time (one observer per state variable),
detection is strictly a scalar comparison of the error to threshold. Here, the
series current of the SM legs (i.e. ip or in, as illustrated in Fig. 4.1) and
the SM capacitor voltages (vc,j, j ∈ [1, 8]) are the state variables. Detec-
tion is then performed by the observer error exceeding a certain threshold,
i.e. |ˆip − ip| > Ith or |vˆc,j − vc,j| > Vth. Naturally, [99] demonstrates that
the faulted SM (or SMs in the case of multiple faults) can be assumed by
noting which capacitor voltage observer is in error, but then explains this
location can be verified by substituting the faulty switching characteristic
into the affected capacitor voltage observer; if the observer again converges,
the location is confirmed (assume-verify).
This latter work also established a ‘fault value’ reminiscent of the resid-
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uals discussed above. Additionally, as the saturating function, sat(x), of
the sliding-mode observer dynamically provides maximum error gain to en-
sure convergence, guidance on gain selection to ensure detection is provided
through analysis of the error dynamics. For example, consider the SM cur-
rent, where ip is the measured value and iˆ is the estimate:
|ˆip − ip| = i˜p (4.1)
˙˜ip = f1 − L1sat(˜ip), (4.2)
where f1 is the magnitude of the current fault and L1 the sliding-mode gain
for the current observer. From the i˜p error dynamics, the observer only
diverges (and thus a fault can be detected) for L1 < f1. It is interesting to
note that in this sliding-mode observer, too high of a gain may lead to missed
or slower detection rather than to false positives.
Each of these techniques also required voltage observers with corresponding
sensors on each SM capacitor, whereas [100] points out that, using an observ-
ability criterion for nonlinear and time-varying systems (which is seemingly
mis-attributed in the paper, though possibly intuited from [101] instead),
the MMC system should be observable from measuring only the dc current
and voltage as well as ac output current and voltage. Indeed, the authors
demonstrate an observer that estimates capacitor voltages with an experi-
mental error of 0.3% using only these measurements. Relatedly, [102] explores
estimating capacitor voltages through an ‘interconnection’ between two ob-
servers: one focused on the circulating current (common in both the top and
bottom legs of the MMC) and one focused on the load current (differential
between legs). Combining the two observers provides enough information to
estimate capacitors (similar to discussion of redundant sensors in [90]) and
helps maintain observability across switch states in the instantaneous con-
verter model. Capacitor voltages are estimated with error less than 4% in
this case.
Yet, it is not until [103] that FDI based on measurements of just differential
and load current is implemented. Detection is performed the same way as in
[99], but expressed completely and concisely as
x˙ = ax+ bu+ kf (4.3)
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˙ˆx = axˆ+ bu+ Lsat(x− xˆ) (4.4)
x˜ = x− xˆ (4.5)
˙˜x = ax˜+ kf − Lsat(x), (4.6)
where (4.3) defines the system, (4.4) the observer, (4.5) the error term, and
(4.6) the error dynamics. Again, guidance is given on the sliding-mode gain
such that L < |kf | for a given fault and magnitude |kf |, as above. Addition-
ally, recognizing that peak currents may change due to load variation under
normal operation, an adaptive gain law with L proportional to gain L0 at
full load is proposed, similar to the adaptive threshold law in [104].
To identify the fault, as the observers no longer have access to the ca-
pacitor voltage measurements, a new approach is developed leveraging the
known switching commands and the assumption-verification method of [99].
Information from the current error can allow the observer to narrow the fail-
ure scope to a specific SM bridge transistor and a specific leg, but not the
exact SM. Iteratively substituting the faulty switching characteristic into the
model for each switching cell of the leg, though originally used only for ver-
ification above, was then used to identify the faulty SM: the model would
again converge when the faulty signal was applied to the faulty cell in the
observer!
The clear motivation for a sliding-mode observer is also presented at this
point; essentially, input noise or parameter uncertainty can lead to non-
zero steady-state error in Luenberger observers (unacceptable by the authors’
standards), whereas a correctly designed sliding-mode observer can reach zero
error in finite time given disturbances are bounded [105]. This argument is
applied in [103] by considering ∆a, ∆b and ∆u as uncertainty in parameters
and inputs in the fault free case, where (4.6) becomes
˙˜x = ax˜−
D︷ ︸︸ ︷
∆axˆ+ ∆b(u+ ∆u) + b∆u−Lsat(x). (4.7)
This relation now serves to set a lower limit on L to prevent false positives,
with the bounds expressed as |ax˜| + |D| < L < |kf |. Thus, in the case
of high uncertainty (i.e. a high value of D) with respect to the desired
fault threshold |kf |, a reduction in false positives is exchanged for reduced
detection speed by increasing observer gain and threshold values. With |D|
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modeled in the fault-free case as in (4.7), it can then also be estimated from
a low-pass filtered copy of the fault-free error signal and appended to the
observer definition to apply persistent compensation to the model.
Finally, although [106] does rely on the measurement of capacitor voltages
to identify the exact SM of the failure, they do provide the search location
post-detection (i.e. leg and switch) in a convenient ‘flag’ matrix H. Addi-
tionally, they propose a method to adjust the control law (e.g. reduce the
modulation index on healthy switches) to create a smoother fault transition,
reminiscent of the system restructuring of [86].
4.2.2 Luenberger Observer for DC-DC Converters
While much history and literature is available on model-based FDI for power
plants, power systems and electric machines, it is difficult to determine
the genesis of model-based FDI – especially with an instantaneous or time-
varying model – for switching power converters. One needs to draw a bound-
ary between motor drives and grid-scale systems (which tend towards lin-
earized or averaged models) by examining the application, thus eliminating
most ac-dc and dc-ac converter publications (with exception to the works in
Section 4.2.1).
However, one interesting implementation of a three-phase ac-dc converter
is worth mention: Though [107] primarily used the observer for control, it
could also have been used for earth-fault detection. Furthermore, the ana-
log implementation of the Luenberger observer in the paper appears to have
gains associated with switching state – though it is unclear if this influences
later studies. Focusing attention then strictly to dc-dc converters, the ap-
proach of using a Kalman filter to observe a boost converter [108] may be the
first relevant instance of model-based FDI for power electronics. While the
nominal description of the residual generator (and error vector) is presented,
exactly how errors manifest is not explained. Additionally, the authors used
an averaged model but did not quantitatively express how this affected de-
tection dynamics.
The next work available in this narrowed chronology is [109]. Unlike
previous analyses, this work considers A and B of the dynamical equation
x˙ = Ax + Bu of a dual-redundant buck converter to be time-varying with
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gate signals σ indicating the applicable matrix; notation adopted from [110]
leads to Aσ and Bσ. Fault scenarios are also presented with enumerated de-
tection filters that generate a residual, as in [86, 87] above. These include an
incipient capacitor failure (affecting A) and later switch failure (affecting B).
Once the fault was expressed in residual form, the faulty capacitor dynamic
system was then represented as
x˙ = Aσx+Bσu+ φσ(t)f, y = Cx, (4.8)
while the observer/filter was designed as
˙ˆx = Aσxˆ+Bσu+ Lσ(y − yˆ), yˆ = Cxˆ. (4.9)
With the additional condition of full state measurement (C = I) and Lσ =
µI + Aσ, subtraction yields the error and error dynamics:
e˙ = −µe+ φσ(t)f, γ = e, (4.10)
γ(t) = e−µtγ(0) +
∫ t
0
e−µ(t−τ)φ(t)dτ. (4.11)
Recalling (2, 1, 15) and (2, 1, 17) from [87] and substituting D = Lσ + Aσ
and C = I, we see the forms are equivalent: f and n(t) correspond to f and
φσ(t), respectively. While exact guidance is not provided for the gain matrix
µ, constraints are presumably relaxed given C = I and optimal design is
most likely derived in [110].
In [111], this Luenberger FDI technique is extended to sensor and feed-
forward faults (which affected C and D matrices of the system dynamical
representation, respectively). Although this paper does focus on an ac-dc
converter (three-phase inverter/rectifier), the observer operates at the switch-
ing frequency and thus poses an exception to the scope limitation declared
above. In each fault scenario, the steady-state values of the fault residuals are
presented, and the respective time to detection can be inferred from (4.11).
Furthermore, [111] stated that if any faults have unique fault vectors, they
can also be separately identified with a detection time corresponding to the
residual exponential gain µ and the threshold. Otherwise, additional infor-
mation gained from spectral analysis of the error term (i.e. of the integral
term in (4.11) above) can be used. In this case, identification latency is then
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approximately the time it takes to perform an FFT. It is also worth noting
that inaccuracies in parameter modeling can be mitigated by setting a lower
bound on the detector threshold or by observing the residual dynamics un-
der the no-fault condition and correcting A and B according to the observed
‘fault’ vector (similar approaches are used in the MMC examples below).
This paper also contributed several tables dictating fault vectors and mag-
nitudes for the two operating modes (ac-dc and dc-ac) – resources Poon fur-
ther supplemented in [112] in tables enumerating standard power converter
topologies, their associated component and sensor faults and corresponding
fault vectors and magnitudes using the residual generators defined in [111].
Poon et al. in [112] also recapitulated the residual corresponding to a sensor
fault in sensor j as θ(x)gj and where error is then
γ(t) = y(t)− θ(x)gj (4.12)
and thus more closely matched the form presented in [87]. Detection and
identification for all possible faults is also more concise: a fault is detected
when ||γ(t)||2 > Γ, that is, when the norm of the residual vector is greater
than a predefined (though empirically determined) fault threshold Γ. Then,
given the ‘library’ of fault signatures for each fault type and topology, a win-
dowed L2-inner product of the fault vector and signatures is computed to
determine which fault signature was most likely. A positive identification is
assumed when the magnitude of a specific L2-inner product exceeds a sepa-
rate identification threshold Λ. With further the recapitulation, [112] again
indicated that spectral analysis on γ(t) can be performed to isolate faults
when signatures are not unique. The paper concludes with experimental re-
sults from a nanogrid testbed. Both ac-dc and dc-dc operation are shown,
with a demonstration of resilience against noise and load steps, as well as
experimentally measured, low-latency detection and identification times.
Before discussing this approach to FDI for FCML, three conceptually re-
lated works should be considered to provide an alternate perspective to the
problem: In [113], the authors propose a reduced-order average dynamic
model that performs well under parameter uncertainty compared to both
Kalman filter and Luenberger observer – though no FDI technique is specifi-
cally examined. Additionally, [114] explores parameter variation around cen-
tered (mean) dynamics using an interval predictor to establish state bounds
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dynamically generate a residual from these bounds. Finally, [115] employs
an average model for an MPPT and the corresponding observer, but with
the same fault detection technique as in [112]. These last two papers again
rely on careful thresholding to mitigate noise.
4.3 Fault Signatures for a 3-Level FCML Inverter
As the goal of this chapter is to demonstrate progress towards model-based
FDI for FCML inverters, this section focuses on applying the previous work
on Luenberger observers to this application. Recalling that the general form
of the Luenberger observer is defined in state-space as
∂
∂t
xˆ(t) = Aσxˆ(t) + Bσu(t) + Lσ(x(t)− xˆ(t)), (4.13)
with a given gain matrix defined as
Lσ = µσI + Aσ, µ > 0, (4.14)
the FCML topology must first be expressed in state-space. In other words,
the state vector x, the system matrix Aσ and input matrix Bσ of the generic
state-space formulation of a switched linear system,
∂
∂t
x(t) = Aσx(t) + Bσu(t), (4.15)
must be defined for FCML for the switch states under normal operation. In
the formulation of (4.15), σ represents a given switch state (which switches
are on or off) and Aσ and Bσ define the linear system of the circuit as
connected by the switches in the on state. For simplicity, a 3-level FCML
inverter will be used to illustrate this formulation to minimize state variables
and allow for concise notation; models for higher level converters are derived
in a similar fashion, differing only in number of switch states, state variables
and correspondingly larger matrices.
The schematic for the 3-level FCML is shown in Fig. 4.2, illustrating the
flying capacitors, switches, output filter and idealized constant current load.
Switches are modeled with an ideal switch in series with an on-resistance,
flying capacitor is modeled as linear and with a single equivalent series re-
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Figure 4.2: Schematic drawing of the 3-level GaN FCML inverter.
sistance (ESR), and the remaining passives are considered ideal. Though a
richer model might allow for more component or layout parasitics, this level
of detail is sufficient to convey the model derivation. From this schematic,
three state variables of x can be identified: iL, the current through the output
inductor; vC0 , the voltage on the output capacitor; and vC1 , the voltage on
the flying capacitor. The two model inputs that make up u are the voltage
sources of the split-bus, VDC , and the current of the idealized output current
source, iout.
How these variables relate to each other is determined by which of the
four switches are on. Recalling from Chapter 2 that A and B switches are
complementary, and assuming there will always be a complete loop from the
input to the output, there are thus four switch states that could occur during
normal operation: both A switches on, both B switches on and two cases
where one A switch one B switch are on. These combinations are identified
below and the application of Kirchhoff’s laws for each configuration (refer
to Appendix B for illustrations) produces the systems as shown in (4.16)
through (4.19).
55
Switch State 1: S1A, S2B ON, S2A, S1B OFF
∂
∂t
 iLvC0
vC1
 =

R1A+R2B+R1
L
−1
L
1
L
1
C0
0 0
−1
C1
0 0

 iLvC0
vC1
+

−1
L
0
0 −1
C0
0 0
[VDC
iout
]
. (4.16)
Switch State 2: S2A, S1B ON, S1A, S2B OFF
∂
∂t
 iLvC0
vC1
 =

−(R1B+R2A+R1)
L
−1
L
−1
L
1
C0
0 0
1
C1
0 0

 iLvC0
vC1
+

1
L
0
0 −1
C0
0 0
[VDC
iout
]
. (4.17)
Switch State 3: S2B, S1B ON, S2A, S1A OFF
∂
∂t
 iLvC0
vC1
 =

R1B+R2B
L
−1
L
0
1
C0
0 0
0 0 0

 iLvC0
vC1
+

−1
L
0
0 −1
C0
0 0
[VDC
iout
]
. (4.18)
Switch State 4: S2A, S1A ON, S2B, S1B OFF
∂
∂t
 iLvC0
vC1
 =

−(R1A+R2A)
L
−1
L
0
1
C0
0 0
0 0 0

 iLvC0
vC1
+

1
L
0
0 −1
C0
0 0
[VDC
iout
]
. (4.19)
These four switch states can then be combined into a single switched model
by parameterizing the elements of the state and input matrices as functions
of the transistor gate signals. This is possible by defining a new term Rσ that
describes the connected series resistances based on which switches are active,
and a signal σn used for Boolean logic and sign functionality for matrix terms.
Rσ = σ1AR1A + σ1BR1B + σ2AR2A + σ2BR2B + [(σ1A − σ2A)(σ1B − σ2B)]R1
(4.20)
and
σn = σnAσ[n+1]B − σ[n+1]AσnB, (4.21)
where n = is the level number of the transistor and
σiA(t) or σiB(t) =
1, Switch i is on0, Switch i is off . (4.22)
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With these additions, the concise switched model can be written as:
∂
∂t
 iLvC0
vC1
 =

Rσ
L
−1
L
σ1
L
1
C0
0 0
−σ1
C1
0 0

 iLvC0
vC1
+

σ2A−σ2B
L
0
0 −1
C0
0 0
[VDC
iout
]
. (4.23)
With the switched system defined, an observer that applies this model
with nominal component values can be designed to evaluate measured inputs
and gate signals (switch states) from an actual 3-level converter to estimate
the converter state vector. For FDI, the error vector e between the actual
system state vector x and the observer state vector xˆ provides the information
necessary to determine any faults. Specifically, considering how the error
vector evolves,
∂
∂t
e(t) = Aσ(x(t)− xˆ(t))− Lσ(x(t)− xˆ(t)) +
8∑
i=1
φi(t)fi, (4.24)
the resulting residual
∑8
i=1 φi(t)fi will contain the fault magnitude φσ and
fault vector f for a specific component fault (or combination thereof) for the
eight devices in the 3-level converter.
For the exact fault signatures (the corresponding φσ and f) of component
failures in this example, the technique described in [109] can be applied di-
rectly. For example, if the flying capacitor C1 in Fig. 4.2 experienced a fault
or degradation, it could be observed as a time-varying deviation from the
nominal capacitance. The notation and analysis of [109] is then identical,
such that C1(t) = C1 + λC1(t), where λC1(t) is the magnitude of the capac-
itance change over time as a result of the fault. While the model for the
observer remains unchanged, the actual system dynamics become
∂
∂t
 iLvC0
vC1
 =

Rσ
L
−1
L
σ1
L
1
C0
0 0
−σ1
C1(t)
0 0

 iLvC0
vC1
+

σ2A−σ2B
L
0
0 −1
C0
0 0
[VDC
iout
]
. (4.25)
With the reasonable assumption that sensors can be added to the physical
converter to infer the converter states, the error vector e is then computed
as the difference between the observer of (4.13) utilizing a model based on
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(4.23) and the converter of (4.15) with the dynamics of (4.25). For sufficiently
large gain, Lσ, the differentiation in (4.24) will lead to a fault signature for a
failure in C1 of φσ =
−(σ2Aσ1B−σ1Aσ2B)
C1(t)
(
λC1
C1
iL +
∂λC1
∂t
vC1) on the vector parallel
to [0, 0, 1]′. This analysis was repeated for each of the components in the
3-level converter and the respective fault signatures are listed in Table 4.1.
Table 4.1: Fault Signatures for Components in the 3-level FCML Inverter
Fault Fault
Magnitude Vector
φσ f
′
C1:
−(σ2Aσ1B−σ1Aσ2B)
C1(t)
(
λC1
C1
iL +
∂λC1
∂t
vC1) [0, 0, 1]
C0:
−1
C0(t)
(
λC0
C0
[iL − iout] + ∂λC0∂t vC0) [0, 1, 0]
L: −1
L(t)
(λL
L
(RσiL + vC0 + σ1vC1 + [σ2A − σ2B]VDC) + ∂λC1∂t vC1) [1, 0, 0]
R1: [(σ1A − σ2A)(σ1B − σ2B)]λR1 [1, 0, 0]
Ri: σiλRi [1, 0, 0]
4.4 Real-Time Model Implementation
As previously described, model-based FDI is accomplished through the use of
an observer simulating the system dynamics of the converter in parallel with
the hardware, and in real-time. At the time of writing, the Typhoon HIL
platform served as the highest performance (lowest latency and highest tim-
ing resolution) platform for rapidly prototyping a real-time observer. Their
hardware-in-the-loop (HIL) simulator achieves real-time simulation by very
efficiently solving the linear, state-space equations governing a given circuit
in a fixed time-step [116]. For switching circuits, these systems are compiled
for each switch configuration off-line, and are equivalent to the discrete-time
form of (4.15). The processor then chooses the appropriate system to solve
by choosing the corresponding A and B based on the external switch state,
as read on the digital inputs of the emulator. The gate signals are typically
sampled each simulation time-step, then values for the states x are computed.
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Figure 4.3: Emulator implementation with controller oversampling.
To improve emulation timing accuracy, the digital inputs are oversampled
between time-steps allowing the emulator to detect a single change in the
gate drive signal at a resolution of 20 ns at the cost of an additional tstep of
latency. An example of the emulator implementation is shown in Fig. 4.3.
At time-step n, a controller is commanding switch state 1 at the emulator
digital inputs. Between time-steps n and n+1, the controller changes switch
command from 1 to 2. This change is detected on the digital inputs at a
specific 20 ns sampling interval, t1. State space calculations are computed for
solutions to both switch states, then a final time-step is used to determine the
compensated state value based on the exact time the digital input changed.
As shown, the total latency from input change to state output change ranges
from two to three time-steps depending on when the control changes.
Altera MAX10
Controller
13-Level FCML Testbed*
Typhoon HIL402 Emulator
Figure 4.4: Both a real converter and the HIL platform are driven in
tandem with a single hardware controller, while the outputs of both are
recorded concurrently. *The hardware platform used was from [46], with
level tap locations (shown configured for 5-level operation).
While [116] also illustrated the benefits of an emulator in the context of
faster iteration of controller development and enhanced collaboration across
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disciplines, the utility of a HIL model in both of these applications is pred-
icated on how accurately it can emulate the real hardware converter. Prior
works [117, 118, 119] provide a reference for the best practice when evaluating
a real-time model: the emulator should be run in tandem with a hardware
implementation of the model under test with both systems receiving the same
control inputs. This approach enables the direct comparison of the resulting
real and simulated waveforms. Applying these best practices to the following
experiments, gate signals from an Altera MAX10 FPGA executing open-loop
control were routed to a Typhoon HIL402 operating in tandem with the re-
configurable 13-level converter testbed from [46], all shown in Fig. 4.4. The
converter testbed features dc voltage taps at the different converter levels
between each integrated switching cell (ISC) for bypassing specific ISCs in
order to test 3-, 5- and 7-levels on the same hardware. Additional informa-
tion on the hardware design can be found in [47, 46], while details on the
operating principles of the converter are provided in [120, 47].
The following tests were performed on the HIL 402 emulator model, where
up to 7-levels could be simulated; higher level converters can be emulated
on the HIL 600 series and will be examined in a future work. Additionally,
execution of the 7-level model proved to be resource intensive on the 402
hardware; running at the shortest time-step required replacing the flying ca-
pacitors with ideal voltage sources. While a longer time-step could improve
model accuracy by relaxing timing constraints and allowing for these addi-
tional state variables, simulation speed was instead prioritized; high timing
resolution is necessary as the effective switching frequency increases with
level count.
Figure 4.5: Schematic of the 5-level HIL model implementation.
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For each converter configuration, the HIL was programmed with a model
representative of the hardware under test and run with a simulation time-
step of 500 ns. For example, Fig. 4.5 shows the simulator implementation of
the 5-level model as drawn in the emulator schematic editor. To maintain
consistency when testing across each variation of level, the component values
on the converter were not changed between tests (with the exception of the 7-
level model as mentioned in Section 4.3). However, as the ceramic capacitors
on this converter experience decreased capacitance with increased dc bias
[46] and the simulator used did not support non-linear capacitors at the
time of testing, an effective capacitance was tuned for each model based on
bias voltages at each node. Additionally, as the emulator appeared to exhibit
oscillations when the controller operated at the extreme of the emulator pulse
width input resolution, damping resistances visible in Fig. 4.5 were added in
series and parallel with the filter inductor and empirically tuned to maintain
emulator stability.
While directly comparing how well the emulator tracks each state vari-
able (capacitor voltages, inductor current) with the hardware analog would
be ideal, probing and instrumentation quickly become cumbersome as level
count increases. Instead, only vx and iL – referring back to Fig. 4.2 – are
recorded across all experiments. These values are probed on the hardware as
shown in Fig. 4.4, while the corresponding simulation variables are probed at
the analog output terminals of the emulator – allowing direct comparison of
these key variables on a single four-channel oscilloscope.
As vx is produced by the sequential connection of the flying capacitors, it
serves as a good measurement for each capacitor voltage. Additionally, this
node represents the most timing-sensitive value in the system – operating
at both a higher interleaved frequency, as well as minimal pulse width when
individual ISC duty cycles approach an integer multiple of the phase shift
(discussed below). Similarly, iL is the current flowing through each flying
capacitor as well as the output filter and load, so it likewise conveys valuable
information about the system. With the variables of interest established,
model validation is now divided into two parts: dc-dc (fixed duty cycle) and
inverter (modulated duty-cycle) operation.
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4.4.1 DC-DC (Fixed Duty) Operation – Steady State
-2.0
-1.6
-1.2
-0.8
-0.4
0 50 100 150 200 250 300 350
-30
-20
-10
0
(a) 3-level converter at 25% duty ratio (50% ratio at vx).
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(b) 5-level converter at 25% duty ratio (∼ 0% ratio at vx).
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(c) 3-level converter at 12.5% duty ratio (25% ratio at vx).
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(d) 5-level converter at 12.5% duty ratio (50% ratio at vx).
Figure 4.6: Waveforms of vx and iL for a 3-level and a 5-level converter
running in emulation and on experimental hardware.
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Analysis of the emulator with fixed duty-cycle provides clarity on how well
the simulation represents the steady state behavior of the converter. With-
out perturbations on the duty commands across several cycles, the sources
of error are much easier to identify. Simulation and hardware waveforms for
3-, 5- and 7-level converters collected based on the conditions specified in Ta-
ble 4.2 yield reasonable agreement as demonstrated in the selected waveforms
of Fig. 4.6. Visual inspection shows components at the switching frequency
and harmonics, as well as capacitor charge imbalance, are well represented –
though a small error between signals is apparent.
Table 4.2: DC-DC Operating Parameters
Parameter Value
ISC switching frequency 24.5 kHz
Split-bus DC input voltage ± 25 V
Peak IL,DC at duty ratio limits 2.26 A
Load (including parasitics) 10.2 Ω + 8.06 µH
Minimum ISC pulse width 550 ns
ISC duty ratios swept 1
32
to 31
32
in 1
32
steps
Interleaved Frequency at vx
3-Level: 49 kHz 5-Level: 98 kHz 7-Level: 147 kHz
In addition to plotting waveforms side-by-side as above, statistical analysis
of vx pulse width and the cross-correlation between simulation and experi-
mental waveforms provide more quantitative metrics for comparison. The
duty ratio plots in Fig. 4.7 show that the average pulse width of the sim-
ulated vx reasonably tracks the hardware, though error increases at high
interleaved frequency or extremes in duty ratio. As the pulse width of vx is
symmetric, duty ratio is only plotted to 50%; higher duty ratios create the
same behavior, only at inverted voltage and current. Table 4.3 shows the
worst case and average standard deviations of the measured vx duty ratio,
with the period of the effective frequency at vx included for comparison to
the simulation time-step of 500 ns. The standard deviation for the 7-level
converter is understandably highest, as the interleaved pulse widths at vx are
generally shorter and thus more sensitive to the fixed 20 ns resolution. De-
spite reduced timing accuracy (and the substitution of ideal voltages sources
for the flying capacitors) in the 7-level model, the HIL waveforms in Fig. 4.8
agree reasonably well with the experimental hardware waveforms. While the
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HIL model for higher number of levels cannot yet provide a means for in-
vestigation of capacitor balancing algorithms, this simplified model can still
support meaningful system level analysis.
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Figure 4.7: Comparison between the simulated and experimental converter.
Effective vx duty ratio provides a metric for the timing accuracy of
emulated pulse widths while peak cross correlation measures overall
waveform accuracy referenced to the hardware.
The peak cross-correlation, Rab,max, is also considered as a tool for com-
parison as its calculation captures the entirety of both waveforms. For this
metric, the cross-correlation between the simulation and hardware waveforms
Rab(τ) is computed across a swept delay τ , and normalized with respect to
the auto-correlations of the two waveforms at zero delay, Raa(0) and Rbb(0):
Rab,max = max
(
Rab(τ)√
Raa(0)Rbb(0))
)
. (4.26)
Values close to unity indicate a better match between waveforms therefore a
higher fidelity simulation. Additionally, the value of τ at Rab,max corresponds
to the latency of the simulation; analysis of all collected waveforms yielded
latencies from 1.1 to 1.3 µs, falling within the bounds expected from the
model implementation described in Section 4.3.
This metric is plotted across duty ratio in Fig. 4.7, and demonstrates agree-
ment between model and hardware except in cases where the duty ratio ap-
proaches a multiple of the fixed converter phase shift. While a minimum
pulse width for individual gate signals is asserted on the controller, values
of this duty ratio near integer multiples of the phase shift between switching
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(a) 7-level converter at 25% duty ratio (50% ratio at vx).
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(b) 7-level converter at 12.5% duty ratio (∼75% ratio at vx).
Figure 4.8: Waveforms from the 7-level converter.
cells can cause multiple switch actions to occur in quick succession within a
single emulator time-step. Referring to Fig. 4.3, only the first change may be
detected depending on exactly when pulses occur with respect to the 20 ns
sampling intervals and 500 ns time-steps of the emulator.
Table 4.3: Simulation vx Duty Ratio Statistics
Converter σduty,max σduty,ave
tstep
Tsw,interleaved
3-Level 0.017 0.0131 2.45%
5-Level 0.035 0.0300 4.90%
7-Level 0.125 0.0399 7.35%
On closer examination, oscillations in the HIL emulator were found to be
the dominant source of simulation error. Spectral analysis (FFT) of the
simulated iL waveforms over a longer time-scale, such as the one in Fig. 4.9,
shows the oscillations are at the LC output filter frequency. These oscillations
are only prominent when pulse widths are pushed to the extremes of the
simulator timing resolution and can be damped by increasing resistances in
series and parallel with the inductor, though this reduces the model accuracy.
65
0 1 2 3 4 5 6 7 8 9 10
-4
-3
-2
-1
0
Figure 4.9: Low frequency oscillations occur on the HIL iL, shown here for
the 5-level converter at a 6.25% duty ratio.
Spectral analysis is also used to evaluate model fidelity across all operating
points. The 5-level spectrogram of il in Fig. 4.10 shows the ratio of spectral
content of the emulation referenced to that of the experimental hardware,
defined as 10 log10(
HIL
Hardware
). A positive value indicates where artifacts are
introduced by the emulator, while a negative value shows spectra underrep-
resented by the emulation.
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Figure 4.10: Spectral power comparison of iL between simulation and
hardware for 5-level dc-dc operation.
Ideally, the value at the individual switch and interleaved switching fre-
quencies and harmonics would be 0 dB. This is largely the case at these
exact frequencies with each converter; however, the oscillations and pulse
width jitter described above generate sidebands – the predominant source
of the aforementioned artifacts. The oscillations (as well as harmonics and
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sidebands on the switching frequency and its harmonics) are clearly visible
when the duty ratios approach an integer multiple of the phase shift, again
where the pulse width of vx is operating at an extreme of the timing res-
olution. Similar study of the phase between iL waveforms shows a general
trend of increasing phase with frequency (as expected with a fixed delay in
signals), as well as error in the same bands and duty ratios as the spectral
power magnitude. The breadth of spectral data across all three converter
configurations is presented in Fig. 4.11. Again, extra spectral content (i.e.,
model error) is present largely at harmonics of the switching frequency and
at duty cycles that correspond to an integer multiple of the phase shift of
the PSPWM gate signals.
Figure 4.11: Spectral power comparison of dc-dc operation across duty
ratio and frequency between simulation and hardware.
4.4.2 DC-DC (Fixed Duty) Operation – Duty Step
To examine the dynamic response of the converter, the controller executed a
step in duty cycle from 37.5% to 62.5%. Fig. 4.12 underscores how the HIL
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Figure 4.12: 3-level converter waveforms over a duty cycle step from 37.5%
to 62.5% at time t = 0.
emulator effectively handles this perturbation at time t = 0. The accurate
peak response and settling time dynamics of the simulated iL and vx validate
the fidelity of the model for use at the system level. Additionally, compar-
ison of the two vx waveforms demonstrates that the simulation was acutely
tracking the capacitor voltage balance even after the transient, and may in-
deed be applicable when testing low-level, charge-balancing control as well
[121, 122]. For reference, the cross-correlation metrics during this transient
are 0.988 for iL and 0.978 for vx. Similar fidelity of iL peak response and
settling time was captured for the 7-level converter, and thus also indicates
its application for system level emulation.
4.4.3 Inverter (Modulated) Operation – Steady State
Table 4.4: Inverter Operating Parameters
Parameter Value
ISC switching frequency 24.5 kHz
Split-bus DC input voltage ± 125 V
Peak Output Current 3.5 A
Resistive Load 41.7 Ω (12 parallel 500Ω)
Minimum ISC pulse width 550 ns
Modulation Frequency fmod 400 Hz
Spectral analysis confirms that this error is again mostly attributed to os-
cillations at the output filter frequency. The resulting correlation metrics are
0.989 for iL and 0.993 for vx. With cross-correlation established as a useful
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tool for quantifying model validation using time series data, waveforms were
collected with the 5- and 7-level HIL models and hardware under sinusoidal
modulation. The parameters for inverter operation are shown in Table 4.4,
with the computed correlation metrics in Table 4.5. In order to test the
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(c) 7-level inverter iL at fsw of 98 kHz (588 kHz interleaved).
Figure 4.13: 7-level inverter waveforms with fmod of 400 Hz.
limits of the emulator, 7-level operation – already at the highest interleaved
frequency – was also tested at higher switching frequencies of 49 kHz and 98
kHz, yielding interleaved frequencies of 294 kHz and 588 kHz respectively.
These 7-level inverter iL waveforms are shown in Fig. 4.13. While it is evi-
dent that simulation fidelity does decrease as switching frequency increases,
cross-correlation is still quite high and the emulator still produces a largely
sinusoidal waveform such that its utility even at such high frequencies should
not be discounted.
69
Table 4.5: Inverter Cross-Correlation Metrics
Converter iL vx
5-Level, 24.5 kHz 0.992 0.992
7-Level, 24.5 kHz 0.995 0.995
7-Level, 49.0 kHz 0.991 0.995
7-Level, 98.0 kHz 0.977 0.979
4.4.4 Inverter (Modulated) Operation – Load Step
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Figure 4.14: iL of a 5-level inverter as the load is stepped from 41.7 Ω to
83.3 Ω at time t = 0.
A robust controller must be able to respond to changes in converter load,
and therefore the simulator must be able to accurately produce the current
and voltage response following such a change. The implementation of the
5-level model in Fig. 4.5 was modified to include a contactor that would
disconnect half of the load in response to a digital input change. Similarly, a
solid-state relay driven by the same digital signal was inserted between half
of the hardware load bank. During operation, this signal is toggled at time
t = 0 to decrease the load by half, and the resulting Ix waveform is shown in
Fig. 4.14. The zoomed view highlights that the simulated current reasonably
follows the experimental hardware with the greatest discrepancies occurring
at level boundaries. The error is given as the difference between time-aligned
waveforms (removing the latency).
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CHAPTER 5
DISCUSSION AND
CONCLUDING REMARKS
As introduced in Chapter 1, NASA has identified that the requirements on
the electrical system for more electric aircraft require a dramatic leap for-
ward in performance of both motors and the power electronics that spin them.
While the converter results presented at the end of Section 2.2 leverage the
electrically thin concepts firmly both within the minimum NASA require-
ments and far beyond all rival designs, there is still room for improvement.
The next generation of this design will likely benefit most from further devel-
opment of the modular thermal management strategy proposed in Chapter
3. Although the system level results at the conclusion of the chapter fell
short of expectations based on the per-device tests, this is likely due to the
naive structuring of the manifold; recent tests have shown that if the extra
features intended for direct air across the converter passives are removed,
the system can indeed provide better cooling. In addition to the hardware
performance boosts sought in Chapters 2 and 3, Chapter 4 also presented a
means to address the reliability concerns associated with the high converter
complexity through the use of on-line health monitoring, with initial steps to-
wards implementation. All three chapters demonstrate the potential to push
the FCML inverter design further, potentially exceeding the NASA targets.
This chapter discusses potential next steps given the electrical, thermal and
reliability thrusts of these chapters.
5.1 Electrically Thin Design
The electrically thin design was presented for the vertical layout, where the
commutation loop must extend through several PCBs. However, this con-
cept, as well as the methodology to design, simulate and experimentally
analyze, can also be applied to lateral layouts. Though local bypass capaci-
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tors are used to short the commutation loop between complementary devices
in-plane, the bulk flying capacitance is often still located on the opposite side
of the PCB – through similar high inductance routes. Naturally the electri-
cally thin approach could be used to reduce this inductance. Additionally, it
may be desirable to develop a single-sided lateral design; by moving the bulk
flying capacitance to the same side as the transistors, the bottom of the PCB
can be made completely flat – ideal for interfacing a heat sink to the PCB,
especially when using bottom-cooled transistor devices. Alternatively, an in-
terleaved phase might be placed on the bottom side of the PCB, potentially
enabling better area utilization. In either of these cases, this method would
be less concerned with a reducing parasitic inductance through the PCB, but
instead across it.
Additionally, certain advanced cooling techniques primarily affecting the
vertical layout might be employed to provide cooling within the PCB itself,
which in turn will likely result in a substantially thicker substrate. The
internal thermal management structures may also place constraints on how
signals are routed through this new substrate. Further work can investigate if
the electrically thin design can provide the same level of improvement when
considering much larger PCB aspect ratios. Though Chapter 2 discussed
the potential of using 3D printed PCBs as a means to rapidly iterate on
electrically thin concepts, it also conceded that tests on the first articles of
the hardware proved somewhat challenging. Nonetheless, more 3D printed
switching cells will be produced and more informed tests can be performed to
better leverage the manufacturing technology. Of particular interest will be
whether there is marked difference between the two electrically thin variants:
one with blind and buried vias and one with blind vias only, with the latter
process approximately 50% cheaper than the former.
5.2 Modular Cooling
From simulation to initial testing, the modular cooling approach promised
to solve both manufacturing issues and thermal limitations associated with
the gap pad based thermal management of previous designs. Although the
system-level results reported in Chapter 3 were disappointing, new work by
the POETS collaborators at Stanford has identified what the potential lim-
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itations in the designs might be, and there is a clear path forward towards
improving the design. As mentioned, it necessary to either remove the ex-
traneous features intended to cool the passives – or incorporate the feature
in the system design from the start to ensure efficacy.
Further work can also focus on improving the assembly and integration of
the thermal management system. The design explored in Chapter 3 required
the precise installation of 32 separate heat sinks onto the small surface of
the GaN device, then the even tightening a total of 64 screws to ensure the
heat sinks had adequate thermal contact with their respective devices. A
future design can eliminate this tedious process by integrating compressive
heat sink attachment features in the 3D printed manifold. This way, the
spring loaded, captive heat sinks would be part of the single mating surface
of the plastic manifold, allowing both good thermal contact across devices,
as well as a conformal fit to each device.
Whether the mounting is done using screws or features on the manifold,
the use of plastic as the material that compresses the heat sink to the GaN
device poses certain reliability concerns. Specifically, as the converter heats
up, the plastic may soften and allow for deformation – reducing the thermal
contact between heat sink and device. If considered over several thermal cy-
cles, there is also a risk that the plastic hardware may detrimentally deform
under the repeated thermal expansion and contraction at different power lev-
els. Relatedly, there is also a risk that the cyclic compression might cause
squeeze-out of the thermal interface material – potentially catastrophically
reducing the thermal performance. Both simulation as well as thermal cycles
of physical prototypes in an environmental chamber should be used to val-
idate the resulting thermal management strategy will provide the required
performance over the expected lifetime of the converter.
5.3 FDI and HIL
Although Chapter 4 provided the groundwork for fault detection in FCML
converters, it did not demonstrate the technique using a real-time model as
previous works have. Naturally, future work will use the testbed provided
by the HIL emulator and custom converter hardware for fault-injection to
continue the investigation. This will likely require improving the emulator
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fidelity, and fortunately a recently released model of the emulation hardware
may be able to address some of the timing concerns associated with simulat-
ing a high level count converter. While key metrics have been established to
validate the fidelity of the real-time emulation, actual implementation of the
model as an observer will likely require a reconfiguration to allow for tuning
of the gain matrix and accessing state signals necessary to calculate the error
dynamics.
This on-line health management is also just one means for studying and
improving reliability. An additional approach should also consider how the
converter will behave under varying load dynamics. The experiments in this
test mostly assumed a constant load, resistive load (with exception of the
HIL model evaluation); however, the intended application for this inverter
is to spin a motor, which has reactive components – both in terms of the
inductance as well as the back-EMF. Techniques from the field of dynamic
system reliability should be used to ensure that under all ranges of plausible
input, specifically time varying load currents and back-EMF output voltages,
the states of each of the hardware components remain within safe operating
limits. This will specifically inform where passive balancing might not be
maintained, and an active flying capacitor voltage balancing scheme might
be advantageous.
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APPENDIX A
EXAMPLE WAVEFORMS FOR
A 9-LEVEL FCML CONVERTER
UNDER PSPWM AT D=87.5%
(a) S8A turns on, S8B turns off. vx = VDC − VC1 and iL ramps up. < iL >
flows into C1.
(b) S2A turns off, S2B turns on. vx = VDC−VC2 and iL ramps down. < iL >
flows into C2.
Figure A.1: 9-level FCML converter waveforms at a duty ratio of 87.5%
over one complete transistor switching cycle.
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(a) S1A turns on, S1B turns off. vx = VDC − VC2 + VC1 and iL ramps up.
< iL > flows into C2 and out of C1, balancing the charge of C1 from (a).
(b) S3A turns off, S3B turns on. vx = VDC − VC3 + VC1 and iL ramps up.
< iL > flows into C3 and out of C1.
Figure A.1 continued.
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(c) S2A turns on, S2B turns off. vx = VDC − VC3 + VC2 and iL ramps up.
< iL > flows into C3 and out of C2, balancing the charge of C2 from (b).
(d) S4A turns off, S4B turns on. vx = VDC − VC4 + VC2 and iL ramps up.
< iL > flows into C4 and out of C2, balancing the charge of C2 from (c).
Figure A.1 continued.
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(e) S3A turns on, S3B turns off. vx = VDC − VC4 + VC3 and iL ramps up.
< iL > flows into C4 and out of C3, balancing the charge of C3 from (d).
(f) S5A turns off, S5B turns on. vx = VDC − VC5 + VC3 and iL ramps up.
< iL > flows into C5 and out of C3, balancing the charge of C3 from (e).
Figure A.1 continued.
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(g) S4A turns on, S4B turns off. vx = VDC − VC5 + VC4 and iL ramps up.
< iL > flows into C5 and out of C4, balancing the charge of C4 from (f).
(h) S6A turns off, S6B turns on. vx = VDC − VC6 + VC4 and iL ramps up.
< iL > flows into C6 and out of C4, balancing the charge of C4 from (g).
Figure A.1 continued.
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(i) S5A turns on, S5B turns off. vx = VDC − VC6 + VC5 and iL ramps up.
< iL > flows into C6 and out of C5, balancing the charge of C5 from (h).
(j) S7A turns off, S7B turns on. vx = VDC − VC7 + VC5 and iL ramps up.
< iL > flows into C7 and out of C5, balancing the charge of C5 from (i).
Figure A.1 continued.
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(k) S6A turns on, S6B turns off. vx = VDC − VC7 + VC6 and iL ramps up.
< iL > flows into C7 and out of C6, balancing the charge of C6 from (j).
(l) S8A turns off, S8B turns on. vx = −VDC + VC6 and iL ramps up. < iL >
flows into out of C6, balancing the charge of C6 from (k).
Figure A.1 continued.
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(m) S7A turns on, S7B turns off. vx = −VDC+VC7 and iL ramps up. < iL >
flows out of C7, balancing the charge of C7 from (l).
(n) S1A turns off, S1B turns on. vx = −VDC + VC7 −VC1 and iL ramps up.
< iL > flows into C1 and out of C7, balancing the charge of C1 from (d).
Figure A.1 continued.
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1 Switching Period
< <
(o) S8A turns on, S8B turns off, representing one transistor switching period,
as shown, and the cycle repeats. A high effective frequency is observed at
< vx > over this period, as the switch transitions of each device are effectively
interleaved. < iL > is the average inductor current.
Figure A.1 continued.
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APPENDIX B
3-LEVEL FCML CONVERTER
STATE-SPACE MODEL DERIVATION
VDC
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S2B S1B
R2A R1A
R2B R1B
L
iL iout
vx
C1
R1 C0
vC1
vC0
Figure B.1 Schematic drawing of the 3-level GaN FCML inverter in switch
state 1.
Switch State 1: S1A, S2B ON, S2A, S1B OFF
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Figure B.2 Schematic drawing of the 3-level GaN FCML inverter in switch
state 2.
Switch State 2: S2A, S1B ON, S1A, S2B OFF
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Figure B.3 Schematic drawing of the 3-level GaN FCML inverter in switch
state 3.
Switch State 3: S2B, S1B ON, S2A, S1A OFF
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Figure B.4 Schematic drawing of the 3-level GaN FCML inverter in switch
state 4.
Switch State 4: S2A, S1A ON, S2B, S1B OFF
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